[PATCH] initrd: remove unused false condition for initrd_start
[linux-2.6] / arch / sh / Kconfig
CommitLineData
1da177e4
LT
1#
2# For a description of the syntax of this configuration file,
3# see Documentation/kbuild/kconfig-language.txt.
4#
5
6mainmenu "Linux/SuperH Kernel Configuration"
7
8config SUPERH
9 bool
10 default y
7a440c95 11 select EMBEDDED
1da177e4
LT
12 help
13 The SuperH is a RISC processor targeted for use in embedded systems
14 and consumer electronics; it was also used in the Sega Dreamcast
15 gaming console. The SuperH port has a home page at
16 <http://www.linux-sh.org/>.
17
1da177e4
LT
18config RWSEM_GENERIC_SPINLOCK
19 bool
20 default y
21
22config RWSEM_XCHGADD_ALGORITHM
23 bool
24
e2268c71
AM
25config GENERIC_FIND_NEXT_BIT
26 bool
27 default y
28
29config GENERIC_HWEIGHT
30 bool
31 default y
32
1da177e4
LT
33config GENERIC_HARDIRQS
34 bool
35 default y
36
37config GENERIC_IRQ_PROBE
38 bool
39 default y
40
41config GENERIC_CALIBRATE_DELAY
42 bool
43 default y
44
cad82448
PM
45config GENERIC_IOMAP
46 bool
47
45882145
PM
48config GENERIC_TIME
49 def_bool n
50
a08b6b79
Z
51config ARCH_MAY_HAVE_PC_FDC
52 bool
a08b6b79 53
afbfb52e
PM
54config STACKTRACE_SUPPORT
55 bool
56 default y
57
58config LOCKDEP_SUPPORT
59 bool
60 default y
61
1da177e4
LT
62source "init/Kconfig"
63
64menu "System type"
65
bc8fb5d0
PM
66config SOLUTION_ENGINE
67 bool
68
1da177e4
LT
69choice
70 prompt "SuperH system type"
71 default SH_UNKNOWN
72
73config SH_SOLUTION_ENGINE
74 bool "SolutionEngine"
bc8fb5d0 75 select SOLUTION_ENGINE
1da177e4
LT
76 help
77 Select SolutionEngine if configuring for a Hitachi SH7709
78 or SH7750 evaluation board.
79
80config SH_7751_SOLUTION_ENGINE
81 bool "SolutionEngine7751"
bc8fb5d0 82 select SOLUTION_ENGINE
cad82448 83 select CPU_SUBTYPE_SH7751
1da177e4
LT
84 help
85 Select 7751 SolutionEngine if configuring for a Hitachi SH7751
86 evaluation board.
87
88config SH_7300_SOLUTION_ENGINE
89 bool "SolutionEngine7300"
bc8fb5d0 90 select SOLUTION_ENGINE
cad82448 91 select CPU_SUBTYPE_SH7300
1da177e4 92 help
bc8fb5d0
PM
93 Select 7300 SolutionEngine if configuring for a Hitachi
94 SH7300(SH-Mobile V) evaluation board.
95
96config SH_7343_SOLUTION_ENGINE
97 bool "SolutionEngine7343"
98 select SOLUTION_ENGINE
99 select CPU_SUBTYPE_SH7343
100 help
101 Select 7343 SolutionEngine if configuring for a Hitachi
102 SH7343 (SH-Mobile 3AS) evaluation board.
1da177e4
LT
103
104config SH_73180_SOLUTION_ENGINE
105 bool "SolutionEngine73180"
bc8fb5d0
PM
106 select SOLUTION_ENGINE
107 select CPU_SUBTYPE_SH73180
108 help
109 Select 73180 SolutionEngine if configuring for a Hitachi
110 SH73180(SH-Mobile 3) evaluation board.
1da177e4
LT
111
112config SH_7751_SYSTEMH
113 bool "SystemH7751R"
cad82448 114 select CPU_SUBTYPE_SH7751R
1da177e4
LT
115 help
116 Select SystemH if you are configuring for a Renesas SystemH
117 7751R evaluation board.
118
cad82448
PM
119config SH_HP6XX
120 bool "HP6XX"
1da177e4 121 help
cad82448 122 Select HP6XX if configuring for a HP jornada HP6xx.
1da177e4
LT
123 More information (hardware only) at
124 <http://www.hp.com/jornada/>.
125
1da177e4
LT
126config SH_EC3104
127 bool "EC3104"
128 help
129 Select EC3104 if configuring for a system with an Eclipse
130 International EC3104 chip, e.g. the Harris AD2000.
131
132config SH_SATURN
133 bool "Saturn"
cad82448 134 select CPU_SUBTYPE_SH7604
1da177e4
LT
135 help
136 Select Saturn if configuring for a SEGA Saturn.
137
138config SH_DREAMCAST
139 bool "Dreamcast"
cad82448 140 select CPU_SUBTYPE_SH7091
1da177e4
LT
141 help
142 Select Dreamcast if configuring for a SEGA Dreamcast.
143 More information at
144 <http://www.m17n.org/linux-sh/dreamcast/>. There is a
145 Dreamcast project is at <http://linuxdc.sourceforge.net/>.
146
1da177e4
LT
147config SH_BIGSUR
148 bool "BigSur"
149
1da177e4 150config SH_MPC1211
cad82448
PM
151 bool "Interface MPC1211"
152 help
153 CTP/PCI-SH02 is a CPU module computer that is produced
154 by Interface Corporation.
155 More information at <http://www.interface.co.jp>
1da177e4
LT
156
157config SH_SH03
cad82448 158 bool "Interface CTP/PCI-SH03"
1da177e4 159 help
cad82448 160 CTP/PCI-SH03 is a CPU module computer that is produced
1da177e4 161 by Interface Corporation.
1da177e4
LT
162 More information at <http://www.interface.co.jp>
163
164config SH_SECUREEDGE5410
165 bool "SecureEdge5410"
cad82448 166 select CPU_SUBTYPE_SH7751R
1da177e4
LT
167 help
168 Select SecureEdge5410 if configuring for a SnapGear SH board.
169 This includes both the OEM SecureEdge products as well as the
170 SME product line.
171
172config SH_HS7751RVOIP
173 bool "HS7751RVOIP"
cad82448 174 select CPU_SUBTYPE_SH7751R
1da177e4
LT
175 help
176 Select HS7751RVOIP if configuring for a Renesas Technology
177 Sales VoIP board.
178
91b91d01
PM
179config SH_7710VOIPGW
180 bool "SH7710-VOIP-GW"
181 select CPU_SUBTYPE_SH7710
182 help
183 Select this option to build a kernel for the SH7710 based
184 VOIP GW.
185
1da177e4
LT
186config SH_RTS7751R2D
187 bool "RTS7751R2D"
cad82448 188 select CPU_SUBTYPE_SH7751R
1da177e4
LT
189 help
190 Select RTS7751R2D if configuring for a Renesas Technology
191 Sales SH-Graphics board.
192
cad82448
PM
193config SH_R7780RP
194 bool "R7780RP-1"
195 select CPU_SUBTYPE_SH7780
196 help
197 Select R7780RP-1 if configuring for a Renesas Solutions
198 HIGHLANDER board.
199
1da177e4
LT
200config SH_EDOSK7705
201 bool "EDOSK7705"
cad82448 202 select CPU_SUBTYPE_SH7705
1da177e4
LT
203
204config SH_SH4202_MICRODEV
205 bool "SH4-202 MicroDev"
cad82448 206 select CPU_SUBTYPE_SH4_202
1da177e4
LT
207 help
208 Select SH4-202 MicroDev if configuring for a SuperH MicroDev board
209 with an SH4-202 CPU.
210
cad82448
PM
211config SH_LANDISK
212 bool "LANDISK"
213 select CPU_SUBTYPE_SH7751R
214 help
215 I-O DATA DEVICE, INC. "LANDISK Series" support.
216
217config SH_TITAN
218 bool "TITAN"
219 select CPU_SUBTYPE_SH7751R
220 help
221 Select Titan if you are configuring for a Nimble Microsystems
222 NetEngine NP51R.
223
51e22e7a
TY
224config SH_SHMIN
225 bool "SHMIN"
226 select CPU_SUBTYPE_SH7706
227 help
3cb2fccc 228 Select SHMIN if configuring for the SHMIN board.
51e22e7a 229
9d4436a6
YS
230config SH_7206_SOLUTION_ENGINE
231 bool "SolutionEngine7206"
232 select CPU_SUBTYPE_SH7206
233 help
234 Select 7206 SolutionEngine if configuring for a Hitachi SH7206
235 evaluation board.
236
237config SH_7619_SOLUTION_ENGINE
238 bool "SolutionEngine7619"
239 select CPU_SUBTYPE_SH7619
240 help
241 Select 7619 SolutionEngine if configuring for a Hitachi SH7619
242 evaluation board.
243
1da177e4
LT
244config SH_UNKNOWN
245 bool "BareCPU"
246 help
247 "Bare CPU" aka "unknown" means an SH-based system which is not one
248 of the specific ones mentioned above, which means you need to enter
249 all sorts of stuff like CONFIG_MEMORY_START because the config
250 system doesn't already know what it is. You get a machine vector
251 without any platform-specific code in it, so things like the RTC may
252 not work.
253
254 This option is for the early stages of porting to a new machine.
255
256endchoice
257
cad82448 258source "arch/sh/mm/Kconfig"
1da177e4 259
1da177e4
LT
260config CF_ENABLER
261 bool "Compact Flash Enabler support"
5a4053b2 262 depends on SH_SOLUTION_ENGINE || SH_UNKNOWN || SH_SH03
1da177e4
LT
263 ---help---
264 Compact Flash is a small, removable mass storage device introduced
265 in 1994 originally as a PCMCIA device. If you say `Y' here, you
266 compile in support for Compact Flash devices directly connected to
267 a SuperH processor. A Compact Flash FAQ is available at
268 <http://www.compactflash.org/faqs/faq.htm>.
269
270 If your board has "Directly Connected" CompactFlash at area 5 or 6,
271 you may want to enable this option. Then, you can use CF as
272 primary IDE drive (only tested for SanDisk).
273
274 If in doubt, select 'N'.
275
276choice
277 prompt "Compact Flash Connection Area"
278 depends on CF_ENABLER
279 default CF_AREA6
280
281config CF_AREA5
282 bool "Area5"
283 help
284 If your board has "Directly Connected" CompactFlash, You should
285 select the area where your CF is connected to.
286
287 - "Area5" if CompactFlash is connected to Area 5 (0x14000000)
288 - "Area6" if it is connected to Area 6 (0x18000000)
289
5a4053b2 290 "Area6" will work for most boards.
1da177e4
LT
291
292config CF_AREA6
293 bool "Area6"
294
295endchoice
296
297config CF_BASE_ADDR
298 hex
299 depends on CF_ENABLER
300 default "0xb8000000" if CF_AREA6
301 default "0xb4000000" if CF_AREA5
302
cad82448
PM
303menu "Processor features"
304
53644087
PM
305choice
306 prompt "Endianess selection"
307 default CPU_LITTLE_ENDIAN
cad82448
PM
308 help
309 Some SuperH machines can be configured for either little or big
53644087
PM
310 endian byte order. These modes require different kernels.
311
312config CPU_LITTLE_ENDIAN
313 bool "Little Endian"
314
315config CPU_BIG_ENDIAN
316 bool "Big Endian"
317
318endchoice
cad82448 319
1da177e4
LT
320config SH_FPU
321 bool "FPU support"
322 depends on !CPU_SH3
323 default y
324 help
325 Selecting this option will enable support for SH processors that
326 have FPU units (ie, SH77xx).
327
328 This option must be set in order to enable the FPU.
329
4b565680
TY
330config SH_FPU_EMU
331 bool "FPU emulation support"
332 depends on !SH_FPU && EXPERIMENTAL
333 default n
334 help
335 Selecting this option will enable support for software FPU emulation.
336 Most SH-3 users will want to say Y here, whereas most SH-4 users will
337 want to say N.
338
1da177e4
LT
339config SH_DSP
340 bool "DSP support"
e5723e0e
PM
341 default y if SH4AL_DSP || !CPU_SH4
342 default n
1da177e4
LT
343 help
344 Selecting this option will enable support for SH processors that
e5723e0e 345 have DSP units (ie, SH2-DSP, SH3-DSP, and SH4AL-DSP).
1da177e4
LT
346
347 This option must be set in order to enable the DSP.
348
349config SH_ADC
350 bool "ADC support"
351 depends on CPU_SH3
352 default y
353 help
354 Selecting this option will allow the Linux kernel to use SH3 on-chip
355 ADC module.
356
357 If unsure, say N.
358
cad82448
PM
359config SH_STORE_QUEUES
360 bool "Support for Store Queues"
361 depends on CPU_SH4
362 help
363 Selecting this option will enable an in-kernel API for manipulating
364 the store queues integrated in the SH-4 processors.
365
366config CPU_HAS_INTEVT
1da177e4 367 bool
1da177e4 368
cad82448
PM
369config CPU_HAS_PINT_IRQ
370 bool
1da177e4 371
ba463937
PM
372config CPU_HAS_MASKREG_IRQ
373 bool
374
cad82448
PM
375config CPU_HAS_INTC2_IRQ
376 bool
3f22ab27 377
ea0f8fea
JL
378config CPU_HAS_IPR_IRQ
379 bool
380
cad82448
PM
381config CPU_HAS_SR_RB
382 bool "CPU has SR.RB"
383 depends on CPU_SH3 || CPU_SH4
384 default y
1da177e4 385 help
cad82448
PM
386 This will enable the use of SR.RB register bank usage. Processors
387 that are lacking this bit must have another method in place for
388 accomplishing what is taken care of by the banked registers.
1da177e4 389
cad82448
PM
390 See <file:Documentation/sh/register-banks.txt> for further
391 information on SR.RB and register banking in the kernel in general.
1da177e4 392
9b3a53ab
SM
393config CPU_HAS_PTEA
394 bool
395
cad82448 396endmenu
1da177e4 397
cad82448 398menu "Timer support"
45882145 399depends on !GENERIC_TIME
1da177e4 400
cad82448
PM
401config SH_TMU
402 bool "TMU timer support"
9d4436a6 403 depends on CPU_SH3 || CPU_SH4
1da177e4 404 default y
1da177e4 405 help
cad82448 406 This enables the use of the TMU as the system timer.
1da177e4 407
9d4436a6
YS
408config SH_CMT
409 bool "CMT timer support"
410 depends on CPU_SH2
411 default y
412 help
413 This enables the use of the CMT as the system timer.
414
415config SH_MTU2
416 bool "MTU2 timer support"
417 depends on CPU_SH2A
418 default n
419 help
420 This enables the use of the MTU2 as the system timer.
421
cad82448 422endmenu
1da177e4 423
e8fb67f8 424source "arch/sh/boards/renesas/hs7751rvoip/Kconfig"
1da177e4 425
36efc354 426source "arch/sh/boards/renesas/rts7751r2d/Kconfig"
cad82448 427
5283ecb5
PM
428source "arch/sh/boards/renesas/r7780rp/Kconfig"
429
417528a2
PM
430config SH_TIMER_IRQ
431 int
432 default "28" if CPU_SUBTYPE_SH7780
433 default "86" if CPU_SUBTYPE_SH7619
434 default "140" if CPU_SUBTYPE_SH7206
435 default "16"
436
bd156147
PM
437config NO_IDLE_HZ
438 bool "Dynamic tick timer"
439 help
440 Select this option if you want to disable continuous timer ticks
441 and have them programmed to occur as required. This option saves
442 power as the system can remain in idle state for longer.
443
444 By default dynamic tick is disabled during the boot, and can be
445 manually enabled with:
446
447 echo 1 > /sys/devices/system/timer/timer0/dyn_tick
448
449 Alternatively, if you want dynamic tick automatically enabled
450 during boot, pass "dyntick=enable" via the kernel command string.
451
452 Please note that dynamic tick may affect the accuracy of
453 timekeeping on some platforms depending on the implementation.
454
cad82448
PM
455config SH_PCLK_FREQ
456 int "Peripheral clock frequency (in Hz)"
9d4436a6
YS
457 default "27000000" if CPU_SUBTYPE_SH73180 || CPU_SUBTYPE_SH7343
458 default "31250000" if CPU_SUBTYPE_SH7619
459 default "33333333" if CPU_SUBTYPE_SH7300 || CPU_SUBTYPE_SH7770 || \
460 CPU_SUBTYPE_SH7760 || CPU_SUBTYPE_SH7705 || \
461 CPU_SUBTYPE_SH7206
cad82448
PM
462 default "50000000" if CPU_SUBTYPE_SH7750 || CPU_SUBTYPE_SH7780
463 default "60000000" if CPU_SUBTYPE_SH7751
cad82448 464 default "66000000" if CPU_SUBTYPE_SH4_202
1da177e4 465 help
cad82448
PM
466 This option is used to specify the peripheral clock frequency.
467 This is necessary for determining the reference clock value on
468 platforms lacking an RTC.
1da177e4 469
9d4436a6
YS
470config SH_CLK_MD
471 int "CPU Mode Pin Setting"
472 depends on CPU_SUBTYPE_SH7619 || CPU_SUBTYPE_SH7206
473 help
474 MD2 - MD0 Setting.
475
cad82448
PM
476menu "CPU Frequency scaling"
477
478source "drivers/cpufreq/Kconfig"
1da177e4 479
cad82448
PM
480config SH_CPU_FREQ
481 tristate "SuperH CPU Frequency driver"
482 depends on CPU_FREQ
483 select CPU_FREQ_TABLE
1da177e4 484 help
cad82448
PM
485 This adds the cpufreq driver for SuperH. At present, only
486 the SH-4 is supported.
1da177e4 487
cad82448 488 For details, take a look at <file:Documentation/cpu-freq>.
1da177e4
LT
489
490 If unsure, say N.
491
cad82448
PM
492endmenu
493
494source "arch/sh/drivers/dma/Kconfig"
495
496source "arch/sh/cchips/Kconfig"
497
498config HEARTBEAT
499 bool "Heartbeat LED"
5a4053b2 500 depends on SH_MPC1211 || SH_SH03 || \
bc8fb5d0 501 SH_BIGSUR || SOLUTION_ENGINE || \
cad82448 502 SH_RTS7751R2D || SH_SH4202_MICRODEV || SH_LANDISK
1da177e4 503 help
cad82448
PM
504 Use the power-on LED on your machine as a load meter. The exact
505 behavior is platform-dependent, but normally the flash frequency is
506 a hyperbolic function of the 5-minute load average.
1da177e4 507
9f5e8eee
PM
508source "arch/sh/drivers/Kconfig"
509
cad82448 510endmenu
1da177e4 511
cad82448
PM
512config ISA_DMA_API
513 bool
05efc67d 514 depends on SH_MPC1211
cad82448 515 default y
1da177e4 516
cad82448
PM
517menu "Kernel features"
518
91b91d01
PM
519source kernel/Kconfig.hz
520
cad82448
PM
521config KEXEC
522 bool "kexec system call (EXPERIMENTAL)"
523 depends on EXPERIMENTAL
1da177e4 524 help
cad82448
PM
525 kexec is a system call that implements the ability to shutdown your
526 current kernel, and to start another kernel. It is like a reboot
1f1332f7 527 but it is independent of the system firmware. And like a reboot
cad82448
PM
528 you can start any kernel with it, not just Linux.
529
1f1332f7 530 The name comes from the similarity to the exec system call.
cad82448
PM
531
532 It is an ongoing process to be certain the hardware in a machine
533 is properly shutdown, so do not be surprised if this code does not
534 initially work for you. It may help to enable device hotplugging
535 support. As of this writing the exact hardware interface is
536 strongly in flux, so no good recommendation can be made.
537
1da177e4
LT
538config SMP
539 bool "Symmetric multi-processing support"
540 ---help---
541 This enables support for systems with more than one CPU. If you have
542 a system with only one CPU, like most personal computers, say N. If
543 you have a system with more than one CPU, say Y.
544
545 If you say N here, the kernel will run on single and multiprocessor
546 machines, but will use only one CPU of a multiprocessor machine. If
547 you say Y here, the kernel will run on many, but not all,
548 singleprocessor machines. On a singleprocessor machine, the kernel
549 will run faster if you say N here.
550
551 People using multiprocessor machines who say Y here should also say
552 Y to "Enhanced Real Time Clock Support", below.
553
554 See also the <file:Documentation/smp.txt>,
555 <file:Documentation/nmi_watchdog.txt> and the SMP-HOWTO available
556 at <http://www.tldp.org/docs.html#howto>.
557
558 If you don't know what to do here, say N.
559
560config NR_CPUS
561 int "Maximum number of CPUs (2-32)"
562 range 2 32
563 depends on SMP
564 default "2"
565 help
566 This allows you to specify the maximum number of CPUs which this
567 kernel will support. The maximum supported value is 32 and the
568 minimum value which makes sense is 2.
569
570 This is purely to save memory - each supported CPU adds
571 approximately eight kilobytes to the kernel image.
572
91b91d01
PM
573source "kernel/Kconfig.preempt"
574
cad82448
PM
575config CPU_HAS_SR_RB
576 bool "CPU has SR.RB"
577 depends on CPU_SH3 || CPU_SH4
1da177e4
LT
578 default y
579 help
cad82448
PM
580 This will enable the use of SR.RB register bank usage. Processors
581 that are lacking this bit must have another method in place for
582 accomplishing what is taken care of by the banked registers.
1da177e4 583
cad82448
PM
584 See <file:Documentation/sh/register-banks.txt> for further
585 information on SR.RB and register banking in the kernel in general.
1da177e4 586
c80d79d7
YG
587config NODES_SHIFT
588 int
589 default "1"
590 depends on NEED_MULTIPLE_NODES
591
cad82448 592endmenu
1da177e4 593
cad82448 594menu "Boot options"
1da177e4 595
cad82448
PM
596config ZERO_PAGE_OFFSET
597 hex "Zero page offset"
598 default "0x00004000" if SH_MPC1211 || SH_SH03
599 default "0x00001000"
1da177e4 600 help
cad82448 601 This sets the default offset of zero page.
1da177e4 602
cad82448
PM
603config BOOT_LINK_OFFSET
604 hex "Link address offset for booting"
605 default "0x00800000"
606 help
607 This option allows you to set the link address offset of the zImage.
608 This can be useful if you are on a board which has a small amount of
609 memory.
1da177e4 610
cad82448
PM
611config UBC_WAKEUP
612 bool "Wakeup UBC on startup"
613 help
614 Selecting this option will wakeup the User Break Controller (UBC) on
615 startup. Although the UBC is left in an awake state when the processor
616 comes up, some boot loaders misbehave by putting the UBC to sleep in a
617 power saving state, which causes issues with things like ptrace().
1da177e4 618
cad82448 619 If unsure, say N.
1da177e4 620
cad82448
PM
621config CMDLINE_BOOL
622 bool "Default bootloader kernel arguments"
1da177e4 623
cad82448
PM
624config CMDLINE
625 string "Initial kernel command string"
626 depends on CMDLINE_BOOL
627 default "console=ttySC1,115200"
1da177e4
LT
628
629endmenu
630
cad82448 631menu "Bus options"
1da177e4
LT
632
633# Even on SuperH devices which don't have an ISA bus,
634# this variable helps the PCMCIA modules handle
635# IRQ requesting properly -- Greg Banks.
636#
637# Though we're generally not interested in it when
638# we're not using PCMCIA, so we make it dependent on
639# PCMCIA outright. -- PFM.
640config ISA
641 bool
cad82448 642 default y if PCMCIA
1da177e4
LT
643 help
644 Find out whether you have ISA slots on your motherboard. ISA is the
645 name of a bus system, i.e. the way the CPU talks to the other stuff
646 inside your box. Other bus systems are PCI, EISA, MicroChannel
647 (MCA) or VESA. ISA is an older system, now being displaced by PCI;
648 newer boards don't support it. If you have ISA, say Y, otherwise N.
649
650config EISA
651 bool
652 ---help---
653 The Extended Industry Standard Architecture (EISA) bus was
654 developed as an open alternative to the IBM MicroChannel bus.
655
656 The EISA bus provided some of the features of the IBM MicroChannel
657 bus while maintaining backward compatibility with cards made for
658 the older ISA bus. The EISA bus saw limited use between 1988 and
659 1995 when it was made obsolete by the PCI bus.
660
661 Say Y here if you are building a kernel for an EISA-based machine.
662
663 Otherwise, say N.
664
665config MCA
666 bool
667 help
668 MicroChannel Architecture is found in some IBM PS/2 machines and
669 laptops. It is a bus system similar to PCI or ISA. See
670 <file:Documentation/mca.txt> (and especially the web page given
671 there) before attempting to build an MCA bus kernel.
672
673config SBUS
674 bool
675
cad82448
PM
676config SUPERHYWAY
677 tristate "SuperHyway Bus support"
678 depends on CPU_SUBTYPE_SH4_202
1da177e4
LT
679
680source "arch/sh/drivers/pci/Kconfig"
681
682source "drivers/pci/Kconfig"
683
684source "drivers/pcmcia/Kconfig"
685
686source "drivers/pci/hotplug/Kconfig"
687
688endmenu
689
690menu "Executable file formats"
691
692source "fs/Kconfig.binfmt"
693
694endmenu
695
3aa770e7
AS
696menu "Power management options (EXPERIMENTAL)"
697depends on EXPERIMENTAL
698
699source kernel/power/Kconfig
700
701config APM
702 bool "Advanced Power Management Emulation"
703 depends on PM
704endmenu
705
d5950b43
SR
706source "net/Kconfig"
707
1da177e4
LT
708source "drivers/Kconfig"
709
710source "fs/Kconfig"
711
712source "arch/sh/oprofile/Kconfig"
713
714source "arch/sh/Kconfig.debug"
715
716source "security/Kconfig"
717
718source "crypto/Kconfig"
719
720source "lib/Kconfig"