MIPS: Remove execution hazard barriers for Octeon.
authorDavid Daney <ddaney@caviumnetworks.com>
Tue, 12 May 2009 19:41:54 +0000 (12:41 -0700)
committerRalf Baechle <ralf@linux-mips.org>
Wed, 17 Jun 2009 10:06:26 +0000 (11:06 +0100)
commit9e290a19f21f4d6c305090d3c61fbfad65908188
tree65a22ff83fb466cc3b8b639c660e7e05e16bc193
parent41f0e4d041aa30507a34998c29d0b7ac0bede277
MIPS: Remove execution hazard barriers for Octeon.

The Octeon has no execution hazards, so we can remove them and save an
instruction per TLB handler invocation.

Signed-off-by: David Daney <ddaney@caviumnetworks.com>
Reviewed by: David VomLehn <dvomlehn@cisco.com>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
arch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h