2 * MPC8349E-mITX-GP Device Tree Source
4 * Copyright 2007 Freescale Semiconductor Inc.
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License as published by the
8 * Free Software Foundation; either version 2 of the License, or (at your
9 * option) any later version.
15 model = "MPC8349EMITXGP";
16 compatible = "MPC8349EMITXGP", "MPC834xMITX", "MPC83xxMITX";
34 d-cache-line-size = <32>;
35 i-cache-line-size = <32>;
36 d-cache-size = <32768>;
37 i-cache-size = <32768>;
38 timebase-frequency = <0>; // from bootloader
39 bus-frequency = <0>; // from bootloader
40 clock-frequency = <0>; // from bootloader
45 device_type = "memory";
46 reg = <0x00000000 0x10000000>;
53 compatible = "simple-bus";
54 ranges = <0x0 0xe0000000 0x00100000>;
55 reg = <0xe0000000 0x00000200>;
56 bus-frequency = <0>; // from bootloader
59 device_type = "watchdog";
60 compatible = "mpc83xx_wdt";
68 compatible = "fsl-i2c";
70 interrupts = <14 0x8>;
71 interrupt-parent = <&ipic>;
79 compatible = "fsl-i2c";
81 interrupts = <15 0x8>;
82 interrupt-parent = <&ipic>;
87 compatible = "dallas,ds1339";
89 interrupts = <18 0x8>;
90 interrupt-parent = <&ipic>;
96 compatible = "fsl,spi";
97 reg = <0x7000 0x1000>;
98 interrupts = <16 0x8>;
99 interrupt-parent = <&ipic>;
104 #address-cells = <1>;
106 compatible = "fsl,mpc8349-dma", "fsl,elo-dma";
108 ranges = <0 0x8100 0x1a8>;
109 interrupt-parent = <&ipic>;
113 compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
116 interrupt-parent = <&ipic>;
120 compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
123 interrupt-parent = <&ipic>;
127 compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
130 interrupt-parent = <&ipic>;
134 compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
137 interrupt-parent = <&ipic>;
143 compatible = "fsl-usb2-dr";
144 reg = <0x23000 0x1000>;
145 #address-cells = <1>;
147 interrupt-parent = <&ipic>;
148 interrupts = <38 0x8>;
154 #address-cells = <1>;
156 compatible = "fsl,gianfar-mdio";
157 reg = <0x24520 0x20>;
160 phy1c: ethernet-phy@1c {
161 interrupt-parent = <&ipic>;
162 interrupts = <18 0x8>;
164 device_type = "ethernet-phy";
168 device_type = "tbi-phy";
172 enet0: ethernet@24000 {
174 device_type = "network";
176 compatible = "gianfar";
177 reg = <0x24000 0x1000>;
178 local-mac-address = [ 00 00 00 00 00 00 ];
179 interrupts = <32 0x8 33 0x8 34 0x8>;
180 interrupt-parent = <&ipic>;
181 tbi-handle = <&tbi0>;
182 phy-handle = <&phy1c>;
183 linux,network-index = <0>;
186 serial0: serial@4500 {
188 device_type = "serial";
189 compatible = "ns16550";
190 reg = <0x4500 0x100>;
191 clock-frequency = <0>; // from bootloader
192 interrupts = <9 0x8>;
193 interrupt-parent = <&ipic>;
196 serial1: serial@4600 {
198 device_type = "serial";
199 compatible = "ns16550";
200 reg = <0x4600 0x100>;
201 clock-frequency = <0>; // from bootloader
202 interrupts = <10 0x8>;
203 interrupt-parent = <&ipic>;
207 compatible = "fsl,sec2.0";
208 reg = <0x30000 0x10000>;
209 interrupts = <11 0x8>;
210 interrupt-parent = <&ipic>;
211 fsl,num-channels = <4>;
212 fsl,channel-fifo-len = <24>;
213 fsl,exec-units-mask = <0x7e>;
214 fsl,descriptor-types-mask = <0x01010ebf>;
218 interrupt-controller;
219 #address-cells = <0>;
220 #interrupt-cells = <2>;
222 device_type = "ipic";
228 interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
230 /* IDSEL 0x0F - PCI Slot */
231 0x7800 0x0 0x0 0x1 &ipic 20 0x8 /* PCI_INTA */
232 0x7800 0x0 0x0 0x2 &ipic 21 0x8 /* PCI_INTB */
234 interrupt-parent = <&ipic>;
235 interrupts = <67 0x8>;
236 bus-range = <0x1 0x1>;
237 ranges = <0x42000000 0x0 0xa0000000 0xa0000000 0x0 0x10000000
238 0x02000000 0x0 0xb0000000 0xb0000000 0x0 0x10000000
239 0x01000000 0x0 0x00000000 0xe3000000 0x0 0x01000000>;
240 clock-frequency = <66666666>;
241 #interrupt-cells = <1>;
243 #address-cells = <3>;
244 reg = <0xe0008600 0x100 /* internal registers */
245 0xe0008380 0x8>; /* config space access registers */
246 compatible = "fsl,mpc8349-pci";