git.oblomov.eu Git - linux-2.6/blob - arch/powerpc/platforms/cell/qpace_setup.c

   1 /*
   2  *  linux/arch/powerpc/platforms/cell/qpace_setup.c
   3  *
   4  *  Copyright (C) 1995  Linus Torvalds
   5  *  Adapted from 'alpha' version by Gary Thomas
   6  *  Modified by Cort Dougan (cort@cs.nmt.edu)
   7  *  Modified by PPC64 Team, IBM Corp
   8  *  Modified by Cell Team, IBM Deutschland Entwicklung GmbH
   9  *  Modified by Benjamin Krill <ben@codiert.org>, IBM Corp.
  10  *
  11  * This program is free software; you can redistribute it and/or
  12  * modify it under the terms of the GNU General Public License
  13  * as published by the Free Software Foundation; either version
  14  * 2 of the License, or (at your option) any later version.
  15  */
  16
  17 #include <linux/sched.h>
  18 #include <linux/kernel.h>
  19 #include <linux/init.h>
  20 #include <linux/delay.h>
  21 #include <linux/irq.h>
  22 #include <linux/console.h>
  23 #include <linux/of_platform.h>
  24
  25 #include <asm/mmu.h>
  26 #include <asm/processor.h>
  27 #include <asm/io.h>
  28 #include <asm/kexec.h>
  29 #include <asm/pgtable.h>
  30 #include <asm/prom.h>
  31 #include <asm/rtas.h>
  32 #include <asm/dma.h>
  33 #include <asm/machdep.h>
  34 #include <asm/time.h>
  35 #include <asm/cputable.h>
  36 #include <asm/irq.h>
  37 #include <asm/spu.h>
  38 #include <asm/spu_priv1.h>
  39 #include <asm/udbg.h>
  40 #include <asm/cell-regs.h>
  41
  42 #include "interrupt.h"
  43 #include "pervasive.h"
  44 #include "ras.h"
  45 #include "io-workarounds.h"
  46
  47 static void qpace_show_cpuinfo(struct seq_file *m)
  48 {
  49         struct device_node *root;
  50         const char *model = "";
  51
  52         root = of_find_node_by_path("/");
  53         if (root)
  54                 model = of_get_property(root, "model", NULL);
  55         seq_printf(m, "machine\t\t: CHRP %s\n", model);
  56         of_node_put(root);
  57 }
  58
  59 static void qpace_progress(char *s, unsigned short hex)
  60 {
  61         printk("*** %04x : %s\n", hex, s ? s : "");
  62 }
  63
  64 static int __init qpace_publish_devices(void)
  65 {
  66         int node;
  67
  68         /* Publish OF platform devices for southbridge IOs */
  69         of_platform_bus_probe(NULL, NULL, NULL);
  70
  71         /* There is no device for the MIC memory controller, thus we create
  72          * a platform device for it to attach the EDAC driver to.
  73          */
  74         for_each_online_node(node) {
  75                 if (cbe_get_cpu_mic_tm_regs(cbe_node_to_cpu(node)) == NULL)
  76                         continue;
  77                 platform_device_register_simple("cbe-mic", node, NULL, 0);
  78         }
  79
  80         return 0;
  81 }
  82 machine_subsys_initcall(qpace, qpace_publish_devices);
  83
  84 extern int qpace_notify(struct device *dev)
  85 {
  86         /* set dma_ops for of_platform bus */
  87         if (dev->bus && dev->bus->name
  88                         && !strcmp(dev->bus->name, "of_platform"))
  89                 set_dma_ops(dev, &dma_direct_ops);
  90
  91         return 0;
  92 }
  93
  94 static void __init qpace_setup_arch(void)
  95 {
  96 #ifdef CONFIG_SPU_BASE
  97         spu_priv1_ops = &spu_priv1_mmio_ops;
  98         spu_management_ops = &spu_management_of_ops;
  99 #endif
 100
 101         cbe_regs_init();
 102
 103 #ifdef CONFIG_CBE_RAS
 104         cbe_ras_init();
 105 #endif
 106
 107 #ifdef CONFIG_SMP
 108         smp_init_cell();
 109 #endif
 110
 111         /* init to some ~sane value until calibrate_delay() runs */
 112         loops_per_jiffy = 50000000;
 113
 114         cbe_pervasive_init();
 115 #ifdef CONFIG_DUMMY_CONSOLE
 116         conswitchp = &dummy_con;
 117 #endif
 118
 119         /* set notifier function */
 120         platform_notify = &qpace_notify;
 121 }
 122
 123 static int __init qpace_probe(void)
 124 {
 125         unsigned long root = of_get_flat_dt_root();
 126
 127         if (!of_flat_dt_is_compatible(root, "IBM,QPACE"))
 128                 return 0;
 129
 130         hpte_init_native();
 131
 132         return 1;
 133 }
 134
 135 define_machine(qpace) {
 136         .name                   = "QPACE",
 137         .probe                  = qpace_probe,
 138         .setup_arch             = qpace_setup_arch,
 139         .show_cpuinfo           = qpace_show_cpuinfo,
 140         .restart                = rtas_restart,
 141         .power_off              = rtas_power_off,
 142         .halt                   = rtas_halt,
 143         .get_boot_time          = rtas_get_boot_time,
 144         .calibrate_decr         = generic_calibrate_decr,
 145         .progress               = qpace_progress,
 146         .init_IRQ               = iic_init_IRQ,
 147 #ifdef CONFIG_KEXEC
 148         .machine_kexec          = default_machine_kexec,
 149         .machine_kexec_prepare  = default_machine_kexec_prepare,
 150         .machine_crash_shutdown = default_machine_crash_shutdown,
 151 #endif
 152 };