1 #ifndef __ASM_SH_CPU_SH4_DMA_SH7780_H
2 #define __ASM_SH_CPU_SH4_DMA_SH7780_H
4 #define REQ_HE 0x000000C0
5 #define REQ_H 0x00000080
6 #define REQ_LE 0x00000040
7 #define TM_BURST 0x0000020
8 #define TS_8 0x00000000
9 #define TS_16 0x00000008
10 #define TS_32 0x00000010
11 #define TS_16BLK 0x00000018
12 #define TS_32BLK 0x00100000
15 * The SuperH DMAC supports a number of transmit sizes, we list them here,
16 * with their respective values as they appear in the CHCR registers.
18 * Defaults to a 64-bit transfer size.
29 * The DMA count is defined as the number of bytes to transfer.
31 static unsigned int ts_shift[] __maybe_unused = {
39 #endif /* __ASM_SH_CPU_SH4_DMA_SH7780_H */