2 * Device Tree Source for AMCC Haleakala (405EXr)
4 * Copyright 2008 DENX Software Engineering, Stefan Roese <sr@denx.de>
6 * This file is licensed under the terms of the GNU General Public
7 * License version 2. This program is licensed "as is" without
8 * any warranty of any kind, whether express or implied.
14 model = "amcc,haleakala";
15 compatible = "amcc,haleakala", "amcc,kilauea";
16 dcr-parent = <&/cpus/cpu@0>;
30 model = "PowerPC,405EXr";
32 clock-frequency = <0>; /* Filled in by U-Boot */
33 timebase-frequency = <0>; /* Filled in by U-Boot */
34 i-cache-line-size = <20>;
35 d-cache-line-size = <20>;
36 i-cache-size = <4000>; /* 16 kB */
37 d-cache-size = <4000>; /* 16 kB */
39 dcr-access-method = "native";
44 device_type = "memory";
45 reg = <0 0>; /* Filled in by U-Boot */
48 UIC0: interrupt-controller {
49 compatible = "ibm,uic-405exr", "ibm,uic";
55 #interrupt-cells = <2>;
58 UIC1: interrupt-controller1 {
59 compatible = "ibm,uic-405exr","ibm,uic";
65 #interrupt-cells = <2>;
66 interrupts = <1e 4 1f 4>; /* cascade */
67 interrupt-parent = <&UIC0>;
70 UIC2: interrupt-controller2 {
71 compatible = "ibm,uic-405exr","ibm,uic";
77 #interrupt-cells = <2>;
78 interrupts = <1c 4 1d 4>; /* cascade */
79 interrupt-parent = <&UIC0>;
83 compatible = "ibm,plb-405exr", "ibm,plb4";
87 clock-frequency = <0>; /* Filled in by U-Boot */
89 SDRAM0: memory-controller {
90 compatible = "ibm,sdram-405exr";
95 compatible = "ibm,mcmal-405exr", "ibm,mcmal2";
99 interrupt-parent = <&MAL0>;
100 interrupts = <0 1 2 3 4>;
101 #interrupt-cells = <1>;
102 #address-cells = <0>;
104 interrupt-map = </*TXEOB*/ 0 &UIC0 a 4
105 /*RXEOB*/ 1 &UIC0 b 4
108 /*RXDE*/ 4 &UIC1 2 4>;
109 interrupt-map-mask = <ffffffff>;
113 compatible = "ibm,opb-405exr", "ibm,opb";
114 #address-cells = <1>;
116 ranges = <80000000 80000000 10000000
117 ef600000 ef600000 a00000
118 f0000000 f0000000 10000000>;
120 clock-frequency = <0>; /* Filled in by U-Boot */
123 compatible = "ibm,ebc-405exr", "ibm,ebc";
125 #address-cells = <2>;
127 clock-frequency = <0>; /* Filled in by U-Boot */
128 /* ranges property is supplied by U-Boot */
130 interrupt-parent = <&UIC1>;
133 compatible = "amd,s29gl512n", "cfi-flash";
135 reg = <0 000000 4000000>;
136 #address-cells = <1>;
144 reg = <200000 200000>;
148 reg = <400000 3b60000>;
152 reg = <3f60000 40000>;
156 reg = <3fa0000 60000>;
161 UART0: serial@ef600200 {
162 device_type = "serial";
163 compatible = "ns16550";
165 virtual-reg = <ef600200>;
166 clock-frequency = <0>; /* Filled in by U-Boot */
168 interrupt-parent = <&UIC0>;
172 UART1: serial@ef600300 {
173 device_type = "serial";
174 compatible = "ns16550";
176 virtual-reg = <ef600300>;
177 clock-frequency = <0>; /* Filled in by U-Boot */
179 interrupt-parent = <&UIC0>;
184 compatible = "ibm,iic-405exr", "ibm,iic";
186 interrupt-parent = <&UIC0>;
191 compatible = "ibm,iic-405exr", "ibm,iic";
193 interrupt-parent = <&UIC0>;
198 RGMII0: emac-rgmii@ef600b00 {
199 compatible = "ibm,rgmii-405exr", "ibm,rgmii";
200 reg = <ef600b00 104>;
204 EMAC0: ethernet@ef600900 {
205 linux,network-index = <0>;
206 device_type = "network";
207 compatible = "ibm,emac-405exr", "ibm,emac4";
208 interrupt-parent = <&EMAC0>;
210 #interrupt-cells = <1>;
211 #address-cells = <0>;
213 interrupt-map = </*Status*/ 0 &UIC0 18 4
214 /*Wake*/ 1 &UIC1 1d 4>;
216 local-mac-address = [000000000000]; /* Filled in by U-Boot */
217 mal-device = <&MAL0>;
218 mal-tx-channel = <0>;
219 mal-rx-channel = <0>;
221 max-frame-size = <2328>;
222 rx-fifo-size = <1000>;
223 tx-fifo-size = <800>;
225 phy-map = <00000000>;
226 rgmii-device = <&RGMII0>;
228 has-inverted-stacr-oc;
229 has-new-stacr-staopc;
233 PCIE0: pciex@0a0000000 {
235 #interrupt-cells = <1>;
237 #address-cells = <3>;
238 compatible = "ibm,plb-pciex-405ex", "ibm,plb-pciex";
240 port = <0>; /* port number */
241 reg = <a0000000 20000000 /* Config space access */
242 ef000000 00001000>; /* Registers */
246 /* Outbound ranges, one memory and one IO,
247 * later cannot be changed
249 ranges = <02000000 0 80000000 90000000 0 08000000
250 01000000 0 00000000 e0000000 0 00010000>;
252 /* Inbound 2GB range starting at 0 */
253 dma-ranges = <42000000 0 0 0 0 80000000>;
255 /* This drives busses 0x00 to 0x3f */
258 /* Legacy interrupts (note the weird polarity, the bridge seems
259 * to invert PCIe legacy interrupts).
260 * We are de-swizzling here because the numbers are actually for
261 * port of the root complex virtual P2P bridge. But I want
262 * to avoid putting a node for it in the tree, so the numbers
263 * below are basically de-swizzled numbers.
264 * The real slot is on idsel 0, so the swizzling is 1:1
266 interrupt-map-mask = <0000 0 0 7>;
268 0000 0 0 1 &UIC2 0 4 /* swizzled int A */
269 0000 0 0 2 &UIC2 1 4 /* swizzled int B */
270 0000 0 0 3 &UIC2 2 4 /* swizzled int C */
271 0000 0 0 4 &UIC2 3 4 /* swizzled int D */>;