2 * include/linux/fsl_devices.h
4 * Definitions for any platform device related flags or structures for
5 * Freescale processor devices
7 * Maintainer: Kumar Gala <galak@kernel.crashing.org>
9 * Copyright 2004 Freescale Semiconductor, Inc
11 * This program is free software; you can redistribute it and/or modify it
12 * under the terms of the GNU General Public License as published by the
13 * Free Software Foundation; either version 2 of the License, or (at your
14 * option) any later version.
17 #ifndef _FSL_DEVICE_H_
18 #define _FSL_DEVICE_H_
20 #include <linux/types.h>
21 #include <linux/phy.h>
24 * Some conventions on how we handle peripherals on Freescale chips
26 * unique device: a platform_device entry in fsl_plat_devs[] plus
27 * associated device information in its platform_data structure.
29 * A chip is described by a set of unique devices.
31 * Each sub-arch has its own master list of unique devices and
32 * enumerates them by enum fsl_devices in a sub-arch specific header
34 * The platform data structure is broken into two parts. The
35 * first is device specific information that help identify any
36 * unique features of a peripheral. The second is any
37 * information that may be defined by the board or how the device
38 * is connected externally of the chip.
41 * - platform data structures: <driver>_platform_data
42 * - platform data device flags: FSL_<driver>_DEV_<FLAG>
43 * - platform data board flags: FSL_<driver>_BRD_<FLAG>
47 struct gianfar_platform_data {
48 /* device specific information */
50 char bus_id[BUS_ID_SIZE];
51 phy_interface_t interface;
54 struct gianfar_mdio_data {
55 /* board specific information */
59 /* Flags in gianfar_platform_data */
60 #define FSL_GIANFAR_BRD_HAS_PHY_INTR 0x00000001 /* set or use a timer */
61 #define FSL_GIANFAR_BRD_IS_REDUCED 0x00000002 /* Set if RGMII, RMII */
63 struct fsl_i2c_platform_data {
64 /* device specific information */
68 /* Flags related to I2C device features */
69 #define FSL_I2C_DEV_SEPARATE_DFSRR 0x00000001
70 #define FSL_I2C_DEV_CLOCK_5200 0x00000002
72 enum fsl_usb2_operating_modes {
79 enum fsl_usb2_phy_modes {
83 FSL_USB2_PHY_UTMI_WIDE,
87 struct fsl_usb2_platform_data {
88 /* board specific information */
89 enum fsl_usb2_operating_modes operating_mode;
90 enum fsl_usb2_phy_modes phy_mode;
91 unsigned int port_enables;
94 /* Flags in fsl_usb2_mph_platform_data */
95 #define FSL_USB2_PORT0_ENABLED 0x00000001
96 #define FSL_USB2_PORT1_ENABLED 0x00000002
98 struct fsl_spi_platform_data {
99 u32 initial_spmode; /* initial SPMODE value */
102 /* board specific information */
104 void (*activate_cs)(u8 cs, u8 polarity);
105 void (*deactivate_cs)(u8 cs, u8 polarity);
109 struct mpc8xx_pcmcia_ops {
110 void(*hw_ctrl)(int slot, int enable);
111 int(*voltage_set)(int slot, int vcc, int vpp);
114 /* Returns non-zero if the current suspend operation would
115 * lead to a deep sleep (i.e. power removed from the core,
116 * instead of just the clock).
118 int fsl_deep_sleep(void);
120 #endif /* _FSL_DEVICE_H_ */