2 * arch/sh/kernel/cpu/sh4/probe.c
4 * CPU Subtype Probing for SH-4.
6 * Copyright (C) 2001 - 2006 Paul Mundt
7 * Copyright (C) 2003 Richard Curnow
9 * This file is subject to the terms and conditions of the GNU General Public
10 * License. See the file "COPYING" in the main directory of this archive
14 #include <linux/init.h>
15 #include <asm/processor.h>
16 #include <asm/cache.h>
19 int __init detect_cpu_and_cache_system(void)
21 unsigned long pvr, prr, cvr;
24 static unsigned long sizes[16] = {
32 pvr = (ctrl_inl(CCN_PVR) >> 8) & 0xffff;
33 prr = (ctrl_inl(CCN_PRR) >> 4) & 0xff;
34 cvr = (ctrl_inl(CCN_CVR));
37 * Setup some sane SH-4 defaults for the icache
39 cpu_data->icache.way_incr = (1 << 13);
40 cpu_data->icache.entry_shift = 5;
41 cpu_data->icache.entry_mask = 0x1fe0;
42 cpu_data->icache.sets = 256;
43 cpu_data->icache.ways = 1;
44 cpu_data->icache.linesz = L1_CACHE_BYTES;
47 * And again for the dcache ..
49 cpu_data->dcache.way_incr = (1 << 14);
50 cpu_data->dcache.entry_shift = 5;
51 cpu_data->dcache.entry_mask = 0x3fe0;
52 cpu_data->dcache.sets = 512;
53 cpu_data->dcache.ways = 1;
54 cpu_data->dcache.linesz = L1_CACHE_BYTES;
57 * Probe the underlying processor version/revision and
58 * adjust cpu_data setup accordingly.
62 cpu_data->type = CPU_SH7750;
63 cpu_data->flags |= CPU_HAS_P2_FLUSH_BUG | CPU_HAS_FPU |
64 CPU_HAS_PERF_COUNTER | CPU_HAS_PTEA;
67 cpu_data->type = CPU_SH7750S;
68 cpu_data->flags |= CPU_HAS_P2_FLUSH_BUG | CPU_HAS_FPU |
69 CPU_HAS_PERF_COUNTER | CPU_HAS_PTEA;
72 cpu_data->type = CPU_SH7751;
73 cpu_data->flags |= CPU_HAS_FPU | CPU_HAS_PTEA;
76 cpu_data->type = CPU_SH73180;
77 cpu_data->icache.ways = 4;
78 cpu_data->dcache.ways = 4;
79 cpu_data->flags |= CPU_HAS_LLSC;
83 cpu_data->type = CPU_SH7770;
84 cpu_data->icache.ways = 4;
85 cpu_data->dcache.ways = 4;
87 cpu_data->flags |= CPU_HAS_FPU | CPU_HAS_LLSC;
92 cpu_data->type = CPU_SH7781;
94 cpu_data->type = CPU_SH7780;
96 cpu_data->icache.ways = 4;
97 cpu_data->dcache.ways = 4;
99 cpu_data->flags |= CPU_HAS_FPU | CPU_HAS_PERF_COUNTER |
104 cpu_data->type = CPU_SH7343;
105 cpu_data->icache.ways = 4;
106 cpu_data->dcache.ways = 4;
107 cpu_data->flags |= CPU_HAS_LLSC;
110 cpu_data->type = CPU_ST40RA;
111 cpu_data->flags |= CPU_HAS_FPU | CPU_HAS_PTEA;
114 cpu_data->type = CPU_ST40GX1;
115 cpu_data->flags |= CPU_HAS_FPU | CPU_HAS_PTEA;
118 cpu_data->type = CPU_SH4_501;
119 cpu_data->icache.ways = 2;
120 cpu_data->dcache.ways = 2;
121 cpu_data->flags |= CPU_HAS_PTEA;
124 cpu_data->type = CPU_SH4_202;
125 cpu_data->icache.ways = 2;
126 cpu_data->dcache.ways = 2;
127 cpu_data->flags |= CPU_HAS_FPU | CPU_HAS_PTEA;
129 case 0x500 ... 0x501:
132 cpu_data->type = CPU_SH7750R;
135 cpu_data->type = CPU_SH7751R;
138 cpu_data->type = CPU_SH7760;
142 cpu_data->icache.ways = 2;
143 cpu_data->dcache.ways = 2;
145 cpu_data->flags |= CPU_HAS_FPU | CPU_HAS_PTEA;
149 cpu_data->type = CPU_SH_NONE;
153 #ifdef CONFIG_SH_DIRECT_MAPPED
154 cpu_data->icache.ways = 1;
155 cpu_data->dcache.ways = 1;
159 * On anything that's not a direct-mapped cache, look to the CVR
160 * for I/D-cache specifics.
162 if (cpu_data->icache.ways > 1) {
163 size = sizes[(cvr >> 20) & 0xf];
164 cpu_data->icache.way_incr = (size >> 1);
165 cpu_data->icache.sets = (size >> 6);
166 cpu_data->icache.entry_mask =
167 (cpu_data->icache.way_incr - (1 << 5));
170 cpu_data->icache.way_size = cpu_data->icache.sets *
171 cpu_data->icache.linesz;
173 if (cpu_data->dcache.ways > 1) {
174 size = sizes[(cvr >> 16) & 0xf];
175 cpu_data->dcache.way_incr = (size >> 1);
176 cpu_data->dcache.sets = (size >> 6);
177 cpu_data->dcache.entry_mask =
178 (cpu_data->dcache.way_incr - (1 << 5));
181 cpu_data->dcache.way_size = cpu_data->dcache.sets *
182 cpu_data->dcache.linesz;