iwlwifi: adding pci device ids to iwl_hw_card_ids
[linux-2.6] / drivers / video / cg14.c
1 /* cg14.c: CGFOURTEEN frame buffer driver
2  *
3  * Copyright (C) 2003, 2006 David S. Miller (davem@davemloft.net)
4  * Copyright (C) 1996,1998 Jakub Jelinek (jj@ultra.linux.cz)
5  * Copyright (C) 1995 Miguel de Icaza (miguel@nuclecu.unam.mx)
6  *
7  * Driver layout based loosely on tgafb.c, see that file for credits.
8  */
9
10 #include <linux/module.h>
11 #include <linux/kernel.h>
12 #include <linux/errno.h>
13 #include <linux/string.h>
14 #include <linux/slab.h>
15 #include <linux/delay.h>
16 #include <linux/init.h>
17 #include <linux/fb.h>
18 #include <linux/mm.h>
19 #include <linux/uaccess.h>
20 #include <linux/of_device.h>
21
22 #include <asm/io.h>
23 #include <asm/fbio.h>
24
25 #include "sbuslib.h"
26
27 /*
28  * Local functions.
29  */
30
31 static int cg14_setcolreg(unsigned, unsigned, unsigned, unsigned,
32                          unsigned, struct fb_info *);
33
34 static int cg14_mmap(struct fb_info *, struct vm_area_struct *);
35 static int cg14_ioctl(struct fb_info *, unsigned int, unsigned long);
36 static int cg14_pan_display(struct fb_var_screeninfo *, struct fb_info *);
37
38 /*
39  *  Frame buffer operations
40  */
41
42 static struct fb_ops cg14_ops = {
43         .owner                  = THIS_MODULE,
44         .fb_setcolreg           = cg14_setcolreg,
45         .fb_pan_display         = cg14_pan_display,
46         .fb_fillrect            = cfb_fillrect,
47         .fb_copyarea            = cfb_copyarea,
48         .fb_imageblit           = cfb_imageblit,
49         .fb_mmap                = cg14_mmap,
50         .fb_ioctl               = cg14_ioctl,
51 #ifdef CONFIG_COMPAT
52         .fb_compat_ioctl        = sbusfb_compat_ioctl,
53 #endif
54 };
55
56 #define CG14_MCR_INTENABLE_SHIFT        7
57 #define CG14_MCR_INTENABLE_MASK         0x80
58 #define CG14_MCR_VIDENABLE_SHIFT        6
59 #define CG14_MCR_VIDENABLE_MASK         0x40
60 #define CG14_MCR_PIXMODE_SHIFT          4
61 #define CG14_MCR_PIXMODE_MASK           0x30
62 #define CG14_MCR_TMR_SHIFT              2
63 #define CG14_MCR_TMR_MASK               0x0c
64 #define CG14_MCR_TMENABLE_SHIFT         1
65 #define CG14_MCR_TMENABLE_MASK          0x02
66 #define CG14_MCR_RESET_SHIFT            0
67 #define CG14_MCR_RESET_MASK             0x01
68 #define CG14_REV_REVISION_SHIFT         4
69 #define CG14_REV_REVISION_MASK          0xf0
70 #define CG14_REV_IMPL_SHIFT             0
71 #define CG14_REV_IMPL_MASK              0x0f
72 #define CG14_VBR_FRAMEBASE_SHIFT        12
73 #define CG14_VBR_FRAMEBASE_MASK         0x00fff000
74 #define CG14_VMCR1_SETUP_SHIFT          0
75 #define CG14_VMCR1_SETUP_MASK           0x000001ff
76 #define CG14_VMCR1_VCONFIG_SHIFT        9
77 #define CG14_VMCR1_VCONFIG_MASK         0x00000e00
78 #define CG14_VMCR2_REFRESH_SHIFT        0
79 #define CG14_VMCR2_REFRESH_MASK         0x00000001
80 #define CG14_VMCR2_TESTROWCNT_SHIFT     1
81 #define CG14_VMCR2_TESTROWCNT_MASK      0x00000002
82 #define CG14_VMCR2_FBCONFIG_SHIFT       2
83 #define CG14_VMCR2_FBCONFIG_MASK        0x0000000c
84 #define CG14_VCR_REFRESHREQ_SHIFT       0
85 #define CG14_VCR_REFRESHREQ_MASK        0x000003ff
86 #define CG14_VCR1_REFRESHENA_SHIFT      10
87 #define CG14_VCR1_REFRESHENA_MASK       0x00000400
88 #define CG14_VCA_CAD_SHIFT              0
89 #define CG14_VCA_CAD_MASK               0x000003ff
90 #define CG14_VCA_VERS_SHIFT             10
91 #define CG14_VCA_VERS_MASK              0x00000c00
92 #define CG14_VCA_RAMSPEED_SHIFT         12
93 #define CG14_VCA_RAMSPEED_MASK          0x00001000
94 #define CG14_VCA_8MB_SHIFT              13
95 #define CG14_VCA_8MB_MASK               0x00002000
96
97 #define CG14_MCR_PIXMODE_8              0
98 #define CG14_MCR_PIXMODE_16             2
99 #define CG14_MCR_PIXMODE_32             3
100
101 struct cg14_regs{
102         u8 mcr; /* Master Control Reg */
103         u8 ppr; /* Packed Pixel Reg */
104         u8 tms[2];      /* Test Mode Status Regs */
105         u8 msr; /* Master Status Reg */
106         u8 fsr; /* Fault Status Reg */
107         u8 rev; /* Revision & Impl */
108         u8 ccr; /* Clock Control Reg */
109         u32 tmr;        /* Test Mode Read Back */
110         u8 mod; /* Monitor Operation Data Reg */
111         u8 acr; /* Aux Control */
112         u8 xxx0[6];
113         u16 hct;        /* Hor Counter */
114         u16 vct;        /* Vert Counter */
115         u16 hbs;        /* Hor Blank Start */
116         u16 hbc;        /* Hor Blank Clear */
117         u16 hss;        /* Hor Sync Start */
118         u16 hsc;        /* Hor Sync Clear */
119         u16 csc;        /* Composite Sync Clear */
120         u16 vbs;        /* Vert Blank Start */
121         u16 vbc;        /* Vert Blank Clear */
122         u16 vss;        /* Vert Sync Start */
123         u16 vsc;        /* Vert Sync Clear */
124         u16 xcs;
125         u16 xcc;
126         u16 fsa;        /* Fault Status Address */
127         u16 adr;        /* Address Registers */
128         u8 xxx1[0xce];
129         u8 pcg[0x100]; /* Pixel Clock Generator */
130         u32 vbr;        /* Frame Base Row */
131         u32 vmcr;       /* VBC Master Control */
132         u32 vcr;        /* VBC refresh */
133         u32 vca;        /* VBC Config */
134 };
135
136 #define CG14_CCR_ENABLE 0x04
137 #define CG14_CCR_SELECT 0x02    /* HW/Full screen */
138
139 struct cg14_cursor {
140         u32 cpl0[32];   /* Enable plane 0 */
141         u32 cpl1[32];  /* Color selection plane */
142         u8 ccr; /* Cursor Control Reg */
143         u8 xxx0[3];
144         u16 cursx;      /* Cursor x,y position */
145         u16 cursy;      /* Cursor x,y position */
146         u32 color0;
147         u32 color1;
148         u32 xxx1[0x1bc];
149         u32 cpl0i[32];  /* Enable plane 0 autoinc */
150         u32 cpl1i[32]; /* Color selection autoinc */
151 };
152
153 struct cg14_dac {
154         u8 addr;        /* Address Register */
155         u8 xxx0[255];
156         u8 glut;        /* Gamma table */
157         u8 xxx1[255];
158         u8 select;      /* Register Select */
159         u8 xxx2[255];
160         u8 mode;        /* Mode Register */
161 };
162
163 struct cg14_xlut{
164         u8 x_xlut [256];
165         u8 x_xlutd [256];
166         u8 xxx0[0x600];
167         u8 x_xlut_inc [256];
168         u8 x_xlutd_inc [256];
169 };
170
171 /* Color look up table (clut) */
172 /* Each one of these arrays hold the color lookup table (for 256
173  * colors) for each MDI page (I assume then there should be 4 MDI
174  * pages, I still wonder what they are.  I have seen NeXTStep split
175  * the screen in four parts, while operating in 24 bits mode.  Each
176  * integer holds 4 values: alpha value (transparency channel, thanks
177  * go to John Stone (johns@umr.edu) from OpenBSD), red, green and blue
178  *
179  * I currently use the clut instead of the Xlut
180  */
181 struct cg14_clut {
182         u32 c_clut [256];
183         u32 c_clutd [256];    /* i wonder what the 'd' is for */
184         u32 c_clut_inc [256];
185         u32 c_clutd_inc [256];
186 };
187
188 #define CG14_MMAP_ENTRIES       16
189
190 struct cg14_par {
191         spinlock_t              lock;
192         struct cg14_regs        __iomem *regs;
193         struct cg14_clut        __iomem *clut;
194         struct cg14_cursor      __iomem *cursor;
195
196         u32                     flags;
197 #define CG14_FLAG_BLANKED       0x00000001
198
199         unsigned long           physbase;
200         unsigned long           iospace;
201         unsigned long           fbsize;
202
203         struct sbus_mmap_map    mmap_map[CG14_MMAP_ENTRIES];
204
205         int                     mode;
206         int                     ramsize;
207 };
208
209 static void __cg14_reset(struct cg14_par *par)
210 {
211         struct cg14_regs __iomem *regs = par->regs;
212         u8 val;
213
214         val = sbus_readb(&regs->mcr);
215         val &= ~(CG14_MCR_PIXMODE_MASK);
216         sbus_writeb(val, &regs->mcr);
217 }
218
219 static int cg14_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)
220 {
221         struct cg14_par *par = (struct cg14_par *) info->par;
222         unsigned long flags;
223
224         /* We just use this to catch switches out of
225          * graphics mode.
226          */
227         spin_lock_irqsave(&par->lock, flags);
228         __cg14_reset(par);
229         spin_unlock_irqrestore(&par->lock, flags);
230
231         if (var->xoffset || var->yoffset || var->vmode)
232                 return -EINVAL;
233         return 0;
234 }
235
236 /**
237  *      cg14_setcolreg - Optional function. Sets a color register.
238  *      @regno: boolean, 0 copy local, 1 get_user() function
239  *      @red: frame buffer colormap structure
240  *      @green: The green value which can be up to 16 bits wide
241  *      @blue:  The blue value which can be up to 16 bits wide.
242  *      @transp: If supported the alpha value which can be up to 16 bits wide.
243  *      @info: frame buffer info structure
244  */
245 static int cg14_setcolreg(unsigned regno,
246                           unsigned red, unsigned green, unsigned blue,
247                           unsigned transp, struct fb_info *info)
248 {
249         struct cg14_par *par = (struct cg14_par *) info->par;
250         struct cg14_clut __iomem *clut = par->clut;
251         unsigned long flags;
252         u32 val;
253
254         if (regno >= 256)
255                 return 1;
256
257         red >>= 8;
258         green >>= 8;
259         blue >>= 8;
260         val = (red | (green << 8) | (blue << 16));
261
262         spin_lock_irqsave(&par->lock, flags);
263         sbus_writel(val, &clut->c_clut[regno]);
264         spin_unlock_irqrestore(&par->lock, flags);
265
266         return 0;
267 }
268
269 static int cg14_mmap(struct fb_info *info, struct vm_area_struct *vma)
270 {
271         struct cg14_par *par = (struct cg14_par *) info->par;
272
273         return sbusfb_mmap_helper(par->mmap_map,
274                                   par->physbase, par->fbsize,
275                                   par->iospace, vma);
276 }
277
278 static int cg14_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg)
279 {
280         struct cg14_par *par = (struct cg14_par *) info->par;
281         struct cg14_regs __iomem *regs = par->regs;
282         struct mdi_cfginfo kmdi, __user *mdii;
283         unsigned long flags;
284         int cur_mode, mode, ret = 0;
285
286         switch (cmd) {
287         case MDI_RESET:
288                 spin_lock_irqsave(&par->lock, flags);
289                 __cg14_reset(par);
290                 spin_unlock_irqrestore(&par->lock, flags);
291                 break;
292
293         case MDI_GET_CFGINFO:
294                 memset(&kmdi, 0, sizeof(kmdi));
295
296                 spin_lock_irqsave(&par->lock, flags);
297                 kmdi.mdi_type = FBTYPE_MDICOLOR;
298                 kmdi.mdi_height = info->var.yres;
299                 kmdi.mdi_width = info->var.xres;
300                 kmdi.mdi_mode = par->mode;
301                 kmdi.mdi_pixfreq = 72; /* FIXME */
302                 kmdi.mdi_size = par->ramsize;
303                 spin_unlock_irqrestore(&par->lock, flags);
304
305                 mdii = (struct mdi_cfginfo __user *) arg;
306                 if (copy_to_user(mdii, &kmdi, sizeof(kmdi)))
307                         ret = -EFAULT;
308                 break;
309
310         case MDI_SET_PIXELMODE:
311                 if (get_user(mode, (int __user *) arg)) {
312                         ret = -EFAULT;
313                         break;
314                 }
315
316                 spin_lock_irqsave(&par->lock, flags);
317                 cur_mode = sbus_readb(&regs->mcr);
318                 cur_mode &= ~CG14_MCR_PIXMODE_MASK;
319                 switch(mode) {
320                 case MDI_32_PIX:
321                         cur_mode |= (CG14_MCR_PIXMODE_32 <<
322                                      CG14_MCR_PIXMODE_SHIFT);
323                         break;
324
325                 case MDI_16_PIX:
326                         cur_mode |= (CG14_MCR_PIXMODE_16 <<
327                                      CG14_MCR_PIXMODE_SHIFT);
328                         break;
329
330                 case MDI_8_PIX:
331                         break;
332
333                 default:
334                         ret = -ENOSYS;
335                         break;
336                 };
337                 if (!ret) {
338                         sbus_writeb(cur_mode, &regs->mcr);
339                         par->mode = mode;
340                 }
341                 spin_unlock_irqrestore(&par->lock, flags);
342                 break;
343
344         default:
345                 ret = sbusfb_ioctl_helper(cmd, arg, info,
346                                           FBTYPE_MDICOLOR, 8, par->fbsize);
347                 break;
348         };
349
350         return ret;
351 }
352
353 /*
354  *  Initialisation
355  */
356
357 static void __devinit cg14_init_fix(struct fb_info *info, int linebytes,
358                                     struct device_node *dp)
359 {
360         const char *name = dp->name;
361
362         strlcpy(info->fix.id, name, sizeof(info->fix.id));
363
364         info->fix.type = FB_TYPE_PACKED_PIXELS;
365         info->fix.visual = FB_VISUAL_PSEUDOCOLOR;
366
367         info->fix.line_length = linebytes;
368
369         info->fix.accel = FB_ACCEL_SUN_CG14;
370 }
371
372 static struct sbus_mmap_map __cg14_mmap_map[CG14_MMAP_ENTRIES] __devinitdata = {
373         {
374                 .voff   = CG14_REGS,
375                 .poff   = 0x80000000,
376                 .size   = 0x1000
377         },
378         {
379                 .voff   = CG14_XLUT,
380                 .poff   = 0x80003000,
381                 .size   = 0x1000
382         },
383         {
384                 .voff   = CG14_CLUT1,
385                 .poff   = 0x80004000,
386                 .size   = 0x1000
387         },
388         {
389                 .voff   = CG14_CLUT2,
390                 .poff   = 0x80005000,
391                 .size   = 0x1000
392         },
393         {
394                 .voff   = CG14_CLUT3,
395                 .poff   = 0x80006000,
396                 .size   = 0x1000
397         },
398         {
399                 .voff   = CG3_MMAP_OFFSET - 0x7000,
400                 .poff   = 0x80000000,
401                 .size   = 0x7000
402         },
403         {
404                 .voff   = CG3_MMAP_OFFSET,
405                 .poff   = 0x00000000,
406                 .size   = SBUS_MMAP_FBSIZE(1)
407         },
408         {
409                 .voff   = MDI_CURSOR_MAP,
410                 .poff   = 0x80001000,
411                 .size   = 0x1000
412         },
413         {
414                 .voff   = MDI_CHUNKY_BGR_MAP,
415                 .poff   = 0x01000000,
416                 .size   = 0x400000
417         },
418         {
419                 .voff   = MDI_PLANAR_X16_MAP,
420                 .poff   = 0x02000000,
421                 .size   = 0x200000
422         },
423         {
424                 .voff   = MDI_PLANAR_C16_MAP,
425                 .poff   = 0x02800000,
426                 .size   = 0x200000
427         },
428         {
429                 .voff   = MDI_PLANAR_X32_MAP,
430                 .poff   = 0x03000000,
431                 .size   = 0x100000
432         },
433         {
434                 .voff   = MDI_PLANAR_B32_MAP,
435                 .poff   = 0x03400000,
436                 .size   = 0x100000
437         },
438         {
439                 .voff   = MDI_PLANAR_G32_MAP,
440                 .poff   = 0x03800000,
441                 .size   = 0x100000
442         },
443         {
444                 .voff   = MDI_PLANAR_R32_MAP,
445                 .poff   = 0x03c00000,
446                 .size   = 0x100000
447         },
448         { .size = 0 }
449 };
450
451 static void cg14_unmap_regs(struct of_device *op, struct fb_info *info,
452                             struct cg14_par *par)
453 {
454         if (par->regs)
455                 of_iounmap(&op->resource[0],
456                            par->regs, sizeof(struct cg14_regs));
457         if (par->clut)
458                 of_iounmap(&op->resource[0],
459                            par->clut, sizeof(struct cg14_clut));
460         if (par->cursor)
461                 of_iounmap(&op->resource[0],
462                            par->cursor, sizeof(struct cg14_cursor));
463         if (info->screen_base)
464                 of_iounmap(&op->resource[1],
465                            info->screen_base, par->fbsize);
466 }
467
468 static int __devinit cg14_probe(struct of_device *op, const struct of_device_id *match)
469 {
470         struct device_node *dp = op->node;
471         struct fb_info *info;
472         struct cg14_par *par;
473         int is_8mb, linebytes, i, err;
474
475         info = framebuffer_alloc(sizeof(struct cg14_par), &op->dev);
476
477         err = -ENOMEM;
478         if (!info)
479                 goto out_err;
480         par = info->par;
481
482         spin_lock_init(&par->lock);
483
484         sbusfb_fill_var(&info->var, dp, 8);
485         info->var.red.length = 8;
486         info->var.green.length = 8;
487         info->var.blue.length = 8;
488
489         linebytes = of_getintprop_default(dp, "linebytes",
490                                           info->var.xres);
491         par->fbsize = PAGE_ALIGN(linebytes * info->var.yres);
492
493         if (!strcmp(dp->parent->name, "sbus") ||
494             !strcmp(dp->parent->name, "sbi")) {
495                 par->physbase = op->resource[0].start;
496                 par->iospace = op->resource[0].flags & IORESOURCE_BITS;
497         } else {
498                 par->physbase = op->resource[1].start;
499                 par->iospace = op->resource[0].flags & IORESOURCE_BITS;
500         }
501
502         par->regs = of_ioremap(&op->resource[0], 0,
503                                sizeof(struct cg14_regs), "cg14 regs");
504         par->clut = of_ioremap(&op->resource[0], CG14_CLUT1,
505                                sizeof(struct cg14_clut), "cg14 clut");
506         par->cursor = of_ioremap(&op->resource[0], CG14_CURSORREGS,
507                                  sizeof(struct cg14_cursor), "cg14 cursor");
508
509         info->screen_base = of_ioremap(&op->resource[1], 0,
510                                        par->fbsize, "cg14 ram");
511
512         if (!par->regs || !par->clut || !par->cursor || !info->screen_base)
513                 goto out_unmap_regs;
514
515         is_8mb = (((op->resource[1].end - op->resource[1].start) + 1) ==
516                   (8 * 1024 * 1024));
517
518         BUILD_BUG_ON(sizeof(par->mmap_map) != sizeof(__cg14_mmap_map));
519                 
520         memcpy(&par->mmap_map, &__cg14_mmap_map, sizeof(par->mmap_map));
521
522         for (i = 0; i < CG14_MMAP_ENTRIES; i++) {
523                 struct sbus_mmap_map *map = &par->mmap_map[i];
524
525                 if (!map->size)
526                         break;
527                 if (map->poff & 0x80000000)
528                         map->poff = (map->poff & 0x7fffffff) +
529                                 (op->resource[0].start -
530                                  op->resource[1].start);
531                 if (is_8mb &&
532                     map->size >= 0x100000 &&
533                     map->size <= 0x400000)
534                         map->size *= 2;
535         }
536
537         par->mode = MDI_8_PIX;
538         par->ramsize = (is_8mb ? 0x800000 : 0x400000);
539
540         info->flags = FBINFO_DEFAULT | FBINFO_HWACCEL_YPAN;
541         info->fbops = &cg14_ops;
542
543         __cg14_reset(par);
544
545         if (fb_alloc_cmap(&info->cmap, 256, 0))
546                 goto out_unmap_regs;
547
548         fb_set_cmap(&info->cmap, info);
549
550         cg14_init_fix(info, linebytes, dp);
551
552         err = register_framebuffer(info);
553         if (err < 0)
554                 goto out_dealloc_cmap;
555
556         dev_set_drvdata(&op->dev, info);
557
558         printk(KERN_INFO "%s: cgfourteen at %lx:%lx, %dMB\n",
559                dp->full_name,
560                par->iospace, par->physbase,
561                par->ramsize >> 20);
562
563         return 0;
564
565 out_dealloc_cmap:
566         fb_dealloc_cmap(&info->cmap);
567
568 out_unmap_regs:
569         cg14_unmap_regs(op, info, par);
570
571 out_err:
572         return err;
573 }
574
575 static int __devexit cg14_remove(struct of_device *op)
576 {
577         struct fb_info *info = dev_get_drvdata(&op->dev);
578         struct cg14_par *par = info->par;
579
580         unregister_framebuffer(info);
581         fb_dealloc_cmap(&info->cmap);
582
583         cg14_unmap_regs(op, info, par);
584
585         framebuffer_release(info);
586
587         dev_set_drvdata(&op->dev, NULL);
588
589         return 0;
590 }
591
592 static struct of_device_id cg14_match[] = {
593         {
594                 .name = "cgfourteen",
595         },
596         {},
597 };
598 MODULE_DEVICE_TABLE(of, cg14_match);
599
600 static struct of_platform_driver cg14_driver = {
601         .name           = "cg14",
602         .match_table    = cg14_match,
603         .probe          = cg14_probe,
604         .remove         = __devexit_p(cg14_remove),
605 };
606
607 static int __init cg14_init(void)
608 {
609         if (fb_get_options("cg14fb", NULL))
610                 return -ENODEV;
611
612         return of_register_driver(&cg14_driver, &of_bus_type);
613 }
614
615 static void __exit cg14_exit(void)
616 {
617         of_unregister_driver(&cg14_driver);
618 }
619
620 module_init(cg14_init);
621 module_exit(cg14_exit);
622
623 MODULE_DESCRIPTION("framebuffer driver for CGfourteen chipsets");
624 MODULE_AUTHOR("David S. Miller <davem@davemloft.net>");
625 MODULE_VERSION("2.0");
626 MODULE_LICENSE("GPL");