git.oblomov.eu Git - linux-2.6/blob - arch/arm/kernel/dma-isa.c

   1 /*
   2  *  linux/arch/arm/kernel/dma-isa.c
   3  *
   4  *  Copyright (C) 1999-2000 Russell King
   5  *
   6  * This program is free software; you can redistribute it and/or modify
   7  * it under the terms of the GNU General Public License version 2 as
   8  * published by the Free Software Foundation.
   9  *
  10  *  ISA DMA primitives
  11  *  Taken from various sources, including:
  12  *   linux/include/asm/dma.h: Defines for using and allocating dma channels.
  13  *     Written by Hennus Bergman, 1992.
  14  *     High DMA channel support & info by Hannu Savolainen and John Boyd,
  15  *     Nov. 1992.
  16  *   arch/arm/kernel/dma-ebsa285.c
  17  *   Copyright (C) 1998 Phil Blundell
  18  */
  19 #include <linux/ioport.h>
  20 #include <linux/init.h>
  21 #include <linux/dma-mapping.h>
  22
  23 #include <asm/dma.h>
  24 #include <asm/io.h>
  25
  26 #include <asm/mach/dma.h>
  27
  28 #define ISA_DMA_MODE_READ       0x44
  29 #define ISA_DMA_MODE_WRITE      0x48
  30 #define ISA_DMA_MODE_CASCADE    0xc0
  31 #define ISA_DMA_AUTOINIT        0x10
  32
  33 #define ISA_DMA_MASK            0
  34 #define ISA_DMA_MODE            1
  35 #define ISA_DMA_CLRFF           2
  36 #define ISA_DMA_PGHI            3
  37 #define ISA_DMA_PGLO            4
  38 #define ISA_DMA_ADDR            5
  39 #define ISA_DMA_COUNT           6
  40
  41 static unsigned int isa_dma_port[8][7] = {
  42         /* MASK   MODE   CLRFF  PAGE_HI PAGE_LO ADDR COUNT */
  43         {  0x0a,  0x0b,  0x0c,  0x487,  0x087,  0x00, 0x01 },
  44         {  0x0a,  0x0b,  0x0c,  0x483,  0x083,  0x02, 0x03 },
  45         {  0x0a,  0x0b,  0x0c,  0x481,  0x081,  0x04, 0x05 },
  46         {  0x0a,  0x0b,  0x0c,  0x482,  0x082,  0x06, 0x07 },
  47         {  0xd4,  0xd6,  0xd8,  0x000,  0x000,  0xc0, 0xc2 },
  48         {  0xd4,  0xd6,  0xd8,  0x48b,  0x08b,  0xc4, 0xc6 },
  49         {  0xd4,  0xd6,  0xd8,  0x489,  0x089,  0xc8, 0xca },
  50         {  0xd4,  0xd6,  0xd8,  0x48a,  0x08a,  0xcc, 0xce }
  51 };
  52
  53 static int isa_get_dma_residue(dmach_t channel, dma_t *dma)
  54 {
  55         unsigned int io_port = isa_dma_port[channel][ISA_DMA_COUNT];
  56         int count;
  57
  58         count = 1 + inb(io_port);
  59         count |= inb(io_port) << 8;
  60
  61         return channel < 4 ? count : (count << 1);
  62 }
  63
  64 static void isa_enable_dma(dmach_t channel, dma_t *dma)
  65 {
  66         if (dma->invalid) {
  67                 unsigned long address, length;
  68                 unsigned int mode;
  69                 enum dma_data_direction direction;
  70
  71                 mode = channel & 3;
  72                 switch (dma->dma_mode & DMA_MODE_MASK) {
  73                 case DMA_MODE_READ:
  74                         mode |= ISA_DMA_MODE_READ;
  75                         direction = DMA_FROM_DEVICE;
  76                         break;
  77
  78                 case DMA_MODE_WRITE:
  79                         mode |= ISA_DMA_MODE_WRITE;
  80                         direction = DMA_TO_DEVICE;
  81                         break;
  82
  83                 case DMA_MODE_CASCADE:
  84                         mode |= ISA_DMA_MODE_CASCADE;
  85                         direction = DMA_BIDIRECTIONAL;
  86                         break;
  87
  88                 default:
  89                         direction = DMA_NONE;
  90                         break;
  91                 }
  92
  93                 if (!dma->sg) {
  94                         /*
  95                          * Cope with ISA-style drivers which expect cache
  96                          * coherence.
  97                          */
  98                         dma->sg = &dma->buf;
  99                         dma->sgcount = 1;
 100                         dma->buf.length = dma->count;
 101                         dma->buf.dma_address = dma_map_single(NULL,
 102                                 dma->addr, dma->count,
 103                                 direction);
 104                 }
 105
 106                 address = dma->buf.dma_address;
 107                 length  = dma->buf.length - 1;
 108
 109                 outb(address >> 16, isa_dma_port[channel][ISA_DMA_PGLO]);
 110                 outb(address >> 24, isa_dma_port[channel][ISA_DMA_PGHI]);
 111
 112                 if (channel >= 4) {
 113                         address >>= 1;
 114                         length >>= 1;
 115                 }
 116
 117                 outb(0, isa_dma_port[channel][ISA_DMA_CLRFF]);
 118
 119                 outb(address, isa_dma_port[channel][ISA_DMA_ADDR]);
 120                 outb(address >> 8, isa_dma_port[channel][ISA_DMA_ADDR]);
 121
 122                 outb(length, isa_dma_port[channel][ISA_DMA_COUNT]);
 123                 outb(length >> 8, isa_dma_port[channel][ISA_DMA_COUNT]);
 124
 125                 if (dma->dma_mode & DMA_AUTOINIT)
 126                         mode |= ISA_DMA_AUTOINIT;
 127
 128                 outb(mode, isa_dma_port[channel][ISA_DMA_MODE]);
 129                 dma->invalid = 0;
 130         }
 131         outb(channel & 3, isa_dma_port[channel][ISA_DMA_MASK]);
 132 }
 133
 134 static void isa_disable_dma(dmach_t channel, dma_t *dma)
 135 {
 136         outb(channel | 4, isa_dma_port[channel][ISA_DMA_MASK]);
 137 }
 138
 139 static struct dma_ops isa_dma_ops = {
 140         .type           = "ISA",
 141         .enable         = isa_enable_dma,
 142         .disable        = isa_disable_dma,
 143         .residue        = isa_get_dma_residue,
 144 };
 145
 146 static struct resource dma_resources[] = {
 147         { "dma1",               0x0000, 0x000f },
 148         { "dma low page",       0x0080, 0x008f },
 149         { "dma2",               0x00c0, 0x00df },
 150         { "dma high page",      0x0480, 0x048f }
 151 };
 152
 153 void __init isa_init_dma(dma_t *dma)
 154 {
 155         /*
 156          * Try to autodetect presence of an ISA DMA controller.
 157          * We do some minimal initialisation, and check that
 158          * channel 0's DMA address registers are writeable.
 159          */
 160         outb(0xff, 0x0d);
 161         outb(0xff, 0xda);
 162
 163         /*
 164          * Write high and low address, and then read them back
 165          * in the same order.
 166          */
 167         outb(0x55, 0x00);
 168         outb(0xaa, 0x00);
 169
 170         if (inb(0) == 0x55 && inb(0) == 0xaa) {
 171                 int channel, i;
 172
 173                 for (channel = 0; channel < 8; channel++) {
 174                         dma[channel].d_ops = &isa_dma_ops;
 175                         isa_disable_dma(channel, NULL);
 176                 }
 177
 178                 outb(0x40, 0x0b);
 179                 outb(0x41, 0x0b);
 180                 outb(0x42, 0x0b);
 181                 outb(0x43, 0x0b);
 182
 183                 outb(0xc0, 0xd6);
 184                 outb(0x41, 0xd6);
 185                 outb(0x42, 0xd6);
 186                 outb(0x43, 0xd6);
 187
 188                 outb(0, 0xd4);
 189
 190                 outb(0x10, 0x08);
 191                 outb(0x10, 0xd0);
 192
 193                 /*
 194                  * Is this correct?  According to my documentation, it
 195                  * doesn't appear to be.  It should be:
 196                  *  outb(0x3f, 0x40b); outb(0x3f, 0x4d6);
 197                  */
 198                 outb(0x30, 0x40b);
 199                 outb(0x31, 0x40b);
 200                 outb(0x32, 0x40b);
 201                 outb(0x33, 0x40b);
 202                 outb(0x31, 0x4d6);
 203                 outb(0x32, 0x4d6);
 204                 outb(0x33, 0x4d6);
 205
 206                 request_dma(DMA_ISA_CASCADE, "cascade");
 207
 208                 for (i = 0; i < sizeof(dma_resources) / sizeof(dma_resources[0]); i++)
 209                         request_resource(&ioport_resource, dma_resources + i);
 210         }
 211 }