2 * HIL MLC state machine and serio interface driver
4 * Copyright (c) 2001 Brian S. Julin
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions, and the following disclaimer,
12 * without modification.
13 * 2. The name of the author may not be used to endorse or promote products
14 * derived from this software without specific prior written permission.
16 * Alternatively, this software may be distributed under the terms of the
17 * GNU General Public License ("GPL").
19 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
20 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
21 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
22 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR
23 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
24 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
25 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
26 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
27 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
30 * HP-HIL Technical Reference Manual. Hewlett Packard Product No. 45918A
33 * Driver theory of operation:
35 * Some access methods and an ISR is defined by the sub-driver
36 * (e.g. hp_sdc_mlc.c). These methods are expected to provide a
37 * few bits of logic in addition to raw access to the HIL MLC,
38 * specifically, the ISR, which is entirely registered by the
39 * sub-driver and invoked directly, must check for record
40 * termination or packet match, at which point a semaphore must
41 * be cleared and then the hil_mlcs_tasklet must be scheduled.
43 * The hil_mlcs_tasklet processes the state machine for all MLCs
44 * each time it runs, checking each MLC's progress at the current
45 * node in the state machine, and moving the MLC to subsequent nodes
46 * in the state machine when appropriate. It will reschedule
47 * itself if output is pending. (This rescheduling should be replaced
48 * at some point with a sub-driver-specific mechanism.)
50 * A timer task prods the tasklet once per second to prevent
51 * hangups when attached devices do not return expected data
52 * and to initiate probes of the loop for new devices.
55 #include <linux/hil_mlc.h>
56 #include <linux/errno.h>
57 #include <linux/kernel.h>
58 #include <linux/module.h>
59 #include <linux/init.h>
60 #include <linux/interrupt.h>
61 #include <linux/timer.h>
62 #include <linux/list.h>
64 MODULE_AUTHOR("Brian S. Julin <bri@calyx.com>");
65 MODULE_DESCRIPTION("HIL MLC serio");
66 MODULE_LICENSE("Dual BSD/GPL");
68 EXPORT_SYMBOL(hil_mlc_register);
69 EXPORT_SYMBOL(hil_mlc_unregister);
71 #define PREFIX "HIL MLC: "
73 static LIST_HEAD(hil_mlcs);
74 static DEFINE_RWLOCK(hil_mlcs_lock);
75 static struct timer_list hil_mlcs_kicker;
76 static int hil_mlcs_probe;
78 static void hil_mlcs_process(unsigned long unused);
79 DECLARE_TASKLET_DISABLED(hil_mlcs_tasklet, hil_mlcs_process, 0);
82 /* #define HIL_MLC_DEBUG */
84 /********************** Device info/instance management **********************/
86 static void hil_mlc_clear_di_map(hil_mlc *mlc, int val)
90 for (j = val; j < 7 ; j++)
94 static void hil_mlc_clear_di_scratch(hil_mlc *mlc)
96 memset(&mlc->di_scratch, 0, sizeof(mlc->di_scratch));
99 static void hil_mlc_copy_di_scratch(hil_mlc *mlc, int idx)
101 memcpy(&mlc->di[idx], &mlc->di_scratch, sizeof(mlc->di_scratch));
104 static int hil_mlc_match_di_scratch(hil_mlc *mlc)
108 for (idx = 0; idx < HIL_MLC_DEVMEM; idx++) {
111 /* In-use slots are not eligible. */
112 for (j = 0; j < 7 ; j++)
113 if (mlc->di_map[j] == idx)
119 if (!memcmp(mlc->di + idx, &mlc->di_scratch,
120 sizeof(mlc->di_scratch)))
123 return idx >= HIL_MLC_DEVMEM ? -1 : idx;
126 static int hil_mlc_find_free_di(hil_mlc *mlc)
130 /* TODO: Pick all-zero slots first, failing that,
131 * randomize the slot picked among those eligible.
133 for (idx = 0; idx < HIL_MLC_DEVMEM; idx++) {
136 for (j = 0; j < 7 ; j++)
137 if (mlc->di_map[j] == idx)
144 return idx; /* Note: It is guaranteed at least one above will match */
147 static inline void hil_mlc_clean_serio_map(hil_mlc *mlc)
151 for (idx = 0; idx < HIL_MLC_DEVMEM; idx++) {
154 for (j = 0; j < 7 ; j++)
155 if (mlc->di_map[j] == idx)
159 mlc->serio_map[idx].di_revmap = -1;
163 static void hil_mlc_send_polls(hil_mlc *mlc)
167 struct serio_driver *drv;
170 did = (mlc->ipacket[0] & HIL_PKT_ADDR_MASK) >> 8;
171 serio = did ? mlc->serio[mlc->di_map[did - 1]] : NULL;
172 drv = (serio != NULL) ? serio->drv : NULL;
174 while (mlc->icount < 15 - i) {
178 if (did != (p & HIL_PKT_ADDR_MASK) >> 8) {
179 if (drv && drv->interrupt) {
180 drv->interrupt(serio, 0, 0);
181 drv->interrupt(serio, HIL_ERR_INT >> 16, 0);
182 drv->interrupt(serio, HIL_PKT_CMD >> 8, 0);
183 drv->interrupt(serio, HIL_CMD_POL + cnt, 0);
186 did = (p & HIL_PKT_ADDR_MASK) >> 8;
187 serio = did ? mlc->serio[mlc->di_map[did-1]] : NULL;
188 drv = (serio != NULL) ? serio->drv : NULL;
195 if (drv && drv->interrupt) {
196 drv->interrupt(serio, (p >> 24), 0);
197 drv->interrupt(serio, (p >> 16) & 0xff, 0);
198 drv->interrupt(serio, (p >> 8) & ~HIL_PKT_ADDR_MASK, 0);
199 drv->interrupt(serio, p & 0xff, 0);
204 /*************************** State engine *********************************/
206 #define HILSEN_SCHED 0x000100 /* Schedule the tasklet */
207 #define HILSEN_BREAK 0x000200 /* Wait until next pass */
208 #define HILSEN_UP 0x000400 /* relative node#, decrement */
209 #define HILSEN_DOWN 0x000800 /* relative node#, increment */
210 #define HILSEN_FOLLOW 0x001000 /* use retval as next node# */
212 #define HILSEN_MASK 0x0000ff
213 #define HILSEN_START 0
214 #define HILSEN_RESTART 1
216 #define HILSEN_DHR2 10
217 #define HILSEN_IFC 14
218 #define HILSEN_HEAL0 16
219 #define HILSEN_HEAL 18
220 #define HILSEN_ACF 21
221 #define HILSEN_ACF2 22
222 #define HILSEN_DISC0 25
223 #define HILSEN_DISC 27
224 #define HILSEN_MATCH 40
225 #define HILSEN_OPERATE 41
226 #define HILSEN_PROBE 44
227 #define HILSEN_DSR 52
228 #define HILSEN_REPOLL 55
229 #define HILSEN_IFCACF 58
230 #define HILSEN_END 60
232 #define HILSEN_NEXT (HILSEN_DOWN | 1)
233 #define HILSEN_SAME (HILSEN_DOWN | 0)
234 #define HILSEN_LAST (HILSEN_UP | 1)
236 #define HILSEN_DOZE (HILSEN_SAME | HILSEN_SCHED | HILSEN_BREAK)
237 #define HILSEN_SLEEP (HILSEN_SAME | HILSEN_BREAK)
239 static int hilse_match(hil_mlc *mlc, int unused)
243 rc = hil_mlc_match_di_scratch(mlc);
245 rc = hil_mlc_find_free_di(mlc);
250 printk(KERN_DEBUG PREFIX "new in slot %i\n", rc);
252 hil_mlc_copy_di_scratch(mlc, rc);
253 mlc->di_map[mlc->ddi] = rc;
254 mlc->serio_map[rc].di_revmap = mlc->ddi;
255 hil_mlc_clean_serio_map(mlc);
256 serio_rescan(mlc->serio[rc]);
260 mlc->di_map[mlc->ddi] = rc;
262 printk(KERN_DEBUG PREFIX "same in slot %i\n", rc);
264 mlc->serio_map[rc].di_revmap = mlc->ddi;
265 hil_mlc_clean_serio_map(mlc);
269 printk(KERN_ERR PREFIX "Residual device slots exhausted, close some serios!\n");
273 /* An LCV used to prevent runaway loops, forces 5 second sleep when reset. */
274 static int hilse_init_lcv(hil_mlc *mlc, int unused)
278 do_gettimeofday(&tv);
280 if (mlc->lcv && (tv.tv_sec - mlc->lcv_tv.tv_sec) < 5)
289 static int hilse_inc_lcv(hil_mlc *mlc, int lim)
291 return mlc->lcv++ >= lim ? -1 : 0;
295 static int hilse_set_lcv(hil_mlc *mlc, int val)
303 /* Management of the discovered device index (zero based, -1 means no devs) */
304 static int hilse_set_ddi(hil_mlc *mlc, int val)
307 hil_mlc_clear_di_map(mlc, val + 1);
312 static int hilse_dec_ddi(hil_mlc *mlc, int unused)
315 if (mlc->ddi <= -1) {
317 hil_mlc_clear_di_map(mlc, 0);
320 hil_mlc_clear_di_map(mlc, mlc->ddi + 1);
325 static int hilse_inc_ddi(hil_mlc *mlc, int unused)
327 BUG_ON(mlc->ddi >= 6);
333 static int hilse_take_idd(hil_mlc *mlc, int unused)
337 /* Help the state engine:
338 * Is this a real IDD response or just an echo?
340 * Real IDD response does not start with a command.
342 if (mlc->ipacket[0] & HIL_PKT_CMD)
345 /* Should have the command echoed further down. */
346 for (i = 1; i < 16; i++) {
347 if (((mlc->ipacket[i] & HIL_PKT_ADDR_MASK) ==
348 (mlc->ipacket[0] & HIL_PKT_ADDR_MASK)) &&
349 (mlc->ipacket[i] & HIL_PKT_CMD) &&
350 ((mlc->ipacket[i] & HIL_PKT_DATA_MASK) == HIL_CMD_IDD))
356 /* And the rest of the packets should still be clear. */
364 for (i = 0; i < 16; i++)
365 mlc->di_scratch.idd[i] =
366 mlc->ipacket[i] & HIL_PKT_DATA_MASK;
368 /* Next step is to see if RSC supported */
369 if (mlc->di_scratch.idd[1] & HIL_IDD_HEADER_RSC)
372 if (mlc->di_scratch.idd[1] & HIL_IDD_HEADER_EXD)
373 return HILSEN_DOWN | 4;
380 return -1; /* This should send us off to ACF */
383 static int hilse_take_rsc(hil_mlc *mlc, int unused)
387 for (i = 0; i < 16; i++)
388 mlc->di_scratch.rsc[i] =
389 mlc->ipacket[i] & HIL_PKT_DATA_MASK;
391 /* Next step is to see if EXD supported (IDD has already been read) */
392 if (mlc->di_scratch.idd[1] & HIL_IDD_HEADER_EXD)
398 static int hilse_take_exd(hil_mlc *mlc, int unused)
402 for (i = 0; i < 16; i++)
403 mlc->di_scratch.exd[i] =
404 mlc->ipacket[i] & HIL_PKT_DATA_MASK;
406 /* Next step is to see if RNM supported. */
407 if (mlc->di_scratch.exd[0] & HIL_EXD_HEADER_RNM)
413 static int hilse_take_rnm(hil_mlc *mlc, int unused)
417 for (i = 0; i < 16; i++)
418 mlc->di_scratch.rnm[i] =
419 mlc->ipacket[i] & HIL_PKT_DATA_MASK;
421 printk(KERN_INFO PREFIX "Device name gotten: %16s\n",
422 mlc->di_scratch.rnm);
427 static int hilse_operate(hil_mlc *mlc, int repoll)
430 if (mlc->opercnt == 0)
434 hil_mlc_send_polls(mlc);
443 #define FUNC(funct, funct_arg, zero_rc, neg_rc, pos_rc) \
444 { HILSE_FUNC, { .func = funct }, funct_arg, zero_rc, neg_rc, pos_rc },
446 { HILSE_OUT, { .packet = pack }, 0, HILSEN_NEXT, HILSEN_DOZE, 0 },
448 { HILSE_CTS, { .packet = 0 }, 0, HILSEN_NEXT | HILSEN_SCHED | HILSEN_BREAK, HILSEN_DOZE, 0 },
449 #define EXPECT(comp, to, got, got_wrong, timed_out) \
450 { HILSE_EXPECT, { .packet = comp }, to, got, got_wrong, timed_out },
451 #define EXPECT_LAST(comp, to, got, got_wrong, timed_out) \
452 { HILSE_EXPECT_LAST, { .packet = comp }, to, got, got_wrong, timed_out },
453 #define EXPECT_DISC(comp, to, got, got_wrong, timed_out) \
454 { HILSE_EXPECT_DISC, { .packet = comp }, to, got, got_wrong, timed_out },
455 #define IN(to, got, got_error, timed_out) \
456 { HILSE_IN, { .packet = 0 }, to, got, got_error, timed_out },
457 #define OUT_DISC(pack) \
458 { HILSE_OUT_DISC, { .packet = pack }, 0, 0, 0, 0 },
459 #define OUT_LAST(pack) \
460 { HILSE_OUT_LAST, { .packet = pack }, 0, 0, 0, 0 },
462 const struct hilse_node hil_mlc_se[HILSEN_END] = {
465 FUNC(hilse_init_lcv, 0, HILSEN_NEXT, HILSEN_SLEEP, 0)
467 /* 1 HILSEN_RESTART */
468 FUNC(hilse_inc_lcv, 10, HILSEN_NEXT, HILSEN_START, 0)
469 OUT(HIL_CTRL_ONLY) /* Disable APE */
472 #define TEST_PACKET(x) \
473 (HIL_PKT_CMD | (x << HIL_PKT_ADDR_SHIFT) | x << 4 | x)
475 OUT(HIL_DO_ALTER_CTRL | HIL_CTRL_TEST | TEST_PACKET(0x5))
476 EXPECT(HIL_ERR_INT | TEST_PACKET(0x5),
477 2000, HILSEN_NEXT, HILSEN_RESTART, HILSEN_RESTART)
478 OUT(HIL_DO_ALTER_CTRL | HIL_CTRL_TEST | TEST_PACKET(0xa))
479 EXPECT(HIL_ERR_INT | TEST_PACKET(0xa),
480 2000, HILSEN_NEXT, HILSEN_RESTART, HILSEN_RESTART)
481 OUT(HIL_CTRL_ONLY | 0) /* Disable test mode */
484 FUNC(hilse_init_lcv, 0, HILSEN_NEXT, HILSEN_SLEEP, 0)
487 FUNC(hilse_inc_lcv, 10, HILSEN_NEXT, HILSEN_START, 0)
488 FUNC(hilse_set_ddi, -1, HILSEN_NEXT, 0, 0)
489 OUT(HIL_PKT_CMD | HIL_CMD_DHR)
490 IN(300000, HILSEN_DHR2, HILSEN_DHR2, HILSEN_NEXT)
493 OUT(HIL_PKT_CMD | HIL_CMD_IFC)
494 EXPECT(HIL_PKT_CMD | HIL_CMD_IFC | HIL_ERR_INT,
495 20000, HILSEN_DISC, HILSEN_DHR2, HILSEN_NEXT )
497 /* If devices are there, they weren't in PUP or other loopback mode.
498 * We're more concerned at this point with restoring operation
499 * to devices than discovering new ones, so we try to salvage
500 * the loop configuration by closing off the loop.
503 /* 16 HILSEN_HEAL0 */
504 FUNC(hilse_dec_ddi, 0, HILSEN_NEXT, HILSEN_ACF, 0)
505 FUNC(hilse_inc_ddi, 0, HILSEN_NEXT, 0, 0)
508 OUT_LAST(HIL_CMD_ELB)
509 EXPECT_LAST(HIL_CMD_ELB | HIL_ERR_INT,
510 20000, HILSEN_REPOLL, HILSEN_DSR, HILSEN_NEXT)
511 FUNC(hilse_dec_ddi, 0, HILSEN_HEAL, HILSEN_NEXT, 0)
514 FUNC(hilse_init_lcv, 0, HILSEN_NEXT, HILSEN_DOZE, 0)
517 FUNC(hilse_inc_lcv, 10, HILSEN_NEXT, HILSEN_START, 0)
518 OUT(HIL_PKT_CMD | HIL_CMD_ACF | 1)
519 IN(20000, HILSEN_NEXT, HILSEN_DSR, HILSEN_NEXT)
521 /* 25 HILSEN_DISC0 */
522 OUT_DISC(HIL_PKT_CMD | HIL_CMD_ELB)
523 EXPECT_DISC(HIL_PKT_CMD | HIL_CMD_ELB | HIL_ERR_INT,
524 20000, HILSEN_NEXT, HILSEN_DSR, HILSEN_DSR)
526 /* Only enter here if response just received */
528 OUT_DISC(HIL_PKT_CMD | HIL_CMD_IDD)
529 EXPECT_DISC(HIL_PKT_CMD | HIL_CMD_IDD | HIL_ERR_INT,
530 20000, HILSEN_NEXT, HILSEN_DSR, HILSEN_START)
531 FUNC(hilse_inc_ddi, 0, HILSEN_NEXT, HILSEN_START, 0)
532 FUNC(hilse_take_idd, 0, HILSEN_MATCH, HILSEN_IFCACF, HILSEN_FOLLOW)
533 OUT_LAST(HIL_PKT_CMD | HIL_CMD_RSC)
534 EXPECT_LAST(HIL_PKT_CMD | HIL_CMD_RSC | HIL_ERR_INT,
535 30000, HILSEN_NEXT, HILSEN_DSR, HILSEN_DSR)
536 FUNC(hilse_take_rsc, 0, HILSEN_MATCH, 0, HILSEN_FOLLOW)
537 OUT_LAST(HIL_PKT_CMD | HIL_CMD_EXD)
538 EXPECT_LAST(HIL_PKT_CMD | HIL_CMD_EXD | HIL_ERR_INT,
539 30000, HILSEN_NEXT, HILSEN_DSR, HILSEN_DSR)
540 FUNC(hilse_take_exd, 0, HILSEN_MATCH, 0, HILSEN_FOLLOW)
541 OUT_LAST(HIL_PKT_CMD | HIL_CMD_RNM)
542 EXPECT_LAST(HIL_PKT_CMD | HIL_CMD_RNM | HIL_ERR_INT,
543 30000, HILSEN_NEXT, HILSEN_DSR, HILSEN_DSR)
544 FUNC(hilse_take_rnm, 0, HILSEN_MATCH, 0, 0)
546 /* 40 HILSEN_MATCH */
547 FUNC(hilse_match, 0, HILSEN_NEXT, HILSEN_NEXT, /* TODO */ 0)
549 /* 41 HILSEN_OPERATE */
550 OUT(HIL_PKT_CMD | HIL_CMD_POL)
551 EXPECT(HIL_PKT_CMD | HIL_CMD_POL | HIL_ERR_INT,
552 20000, HILSEN_NEXT, HILSEN_DSR, HILSEN_NEXT)
553 FUNC(hilse_operate, 0, HILSEN_OPERATE, HILSEN_IFC, HILSEN_NEXT)
555 /* 44 HILSEN_PROBE */
556 OUT_LAST(HIL_PKT_CMD | HIL_CMD_EPT)
557 IN(10000, HILSEN_DISC, HILSEN_DSR, HILSEN_NEXT)
558 OUT_DISC(HIL_PKT_CMD | HIL_CMD_ELB)
559 IN(10000, HILSEN_DISC, HILSEN_DSR, HILSEN_NEXT)
560 OUT(HIL_PKT_CMD | HIL_CMD_ACF | 1)
561 IN(10000, HILSEN_DISC0, HILSEN_DSR, HILSEN_NEXT)
562 OUT_LAST(HIL_PKT_CMD | HIL_CMD_ELB)
563 IN(10000, HILSEN_OPERATE, HILSEN_DSR, HILSEN_DSR)
566 FUNC(hilse_set_ddi, -1, HILSEN_NEXT, 0, 0)
567 OUT(HIL_PKT_CMD | HIL_CMD_DSR)
568 IN(20000, HILSEN_DHR, HILSEN_DHR, HILSEN_IFC)
570 /* 55 HILSEN_REPOLL */
571 OUT(HIL_PKT_CMD | HIL_CMD_RPL)
572 EXPECT(HIL_PKT_CMD | HIL_CMD_RPL | HIL_ERR_INT,
573 20000, HILSEN_NEXT, HILSEN_DSR, HILSEN_NEXT)
574 FUNC(hilse_operate, 1, HILSEN_OPERATE, HILSEN_IFC, HILSEN_PROBE)
576 /* 58 HILSEN_IFCACF */
577 OUT(HIL_PKT_CMD | HIL_CMD_IFC)
578 EXPECT(HIL_PKT_CMD | HIL_CMD_IFC | HIL_ERR_INT,
579 20000, HILSEN_ACF2, HILSEN_DHR2, HILSEN_HEAL)
584 static inline void hilse_setup_input(hil_mlc *mlc, const struct hilse_node *node)
588 case HILSE_EXPECT_DISC:
589 mlc->imatch = node->object.packet;
590 mlc->imatch |= ((mlc->ddi + 2) << HIL_PKT_ADDR_SHIFT);
592 case HILSE_EXPECT_LAST:
593 mlc->imatch = node->object.packet;
594 mlc->imatch |= ((mlc->ddi + 1) << HIL_PKT_ADDR_SHIFT);
597 mlc->imatch = node->object.packet;
606 mlc->intimeout = node->arg;
607 do_gettimeofday(&(mlc->instart));
609 memset(mlc->ipacket, 0, 16 * sizeof(hil_packet));
610 BUG_ON(down_trylock(&mlc->isem));
615 static int seidx; /* For debug */
618 static int hilse_donode(hil_mlc *mlc)
620 const struct hilse_node *node;
626 if (mlc->seidx && mlc->seidx != seidx &&
627 mlc->seidx != 41 && mlc->seidx != 42 && mlc->seidx != 43) {
628 printk(KERN_DEBUG PREFIX "z%i \n {%i}", doze, mlc->seidx);
634 node = hil_mlc_se + mlc->seidx;
641 BUG_ON(node->object.func == NULL);
642 rc = node->object.func(mlc, node->arg);
643 nextidx = (rc > 0) ? node->ugly :
644 ((rc < 0) ? node->bad : node->good);
645 if (nextidx == HILSEN_FOLLOW)
649 case HILSE_EXPECT_LAST:
650 case HILSE_EXPECT_DISC:
653 /* Already set up from previous HILSE_OUT_* */
654 write_lock_irqsave(&mlc->lock, flags);
655 rc = mlc->in(mlc, node->arg);
657 nextidx = HILSEN_DOZE;
659 write_unlock_irqrestore(&mlc->lock, flags);
663 nextidx = node->ugly;
665 nextidx = node->good;
669 write_unlock_irqrestore(&mlc->lock, flags);
673 write_lock_irqsave(&mlc->lock, flags);
674 pack = node->object.packet;
675 pack |= ((mlc->ddi + 1) << HIL_PKT_ADDR_SHIFT);
679 write_lock_irqsave(&mlc->lock, flags);
680 pack = node->object.packet;
681 pack |= ((mlc->ddi + 2) << HIL_PKT_ADDR_SHIFT);
685 write_lock_irqsave(&mlc->lock, flags);
686 pack = node->object.packet;
690 /* Prepare to receive input */
691 if ((node + 1)->act & HILSE_IN)
692 hilse_setup_input(mlc, node + 1);
695 write_unlock_irqrestore(&mlc->lock, flags);
697 if (down_trylock(&mlc->osem)) {
698 nextidx = HILSEN_DOZE;
703 write_lock_irqsave(&mlc->lock, flags);
704 if (!mlc->ostarted) {
708 nextidx = HILSEN_DOZE;
709 write_unlock_irqrestore(&mlc->lock, flags);
713 do_gettimeofday(&(mlc->instart));
714 write_unlock_irqrestore(&mlc->lock, flags);
715 nextidx = HILSEN_NEXT;
719 write_lock_irqsave(&mlc->lock, flags);
720 nextidx = mlc->cts(mlc) ? node->bad : node->good;
721 write_unlock_irqrestore(&mlc->lock, flags);
729 if (nextidx == HILSEN_DOZE)
733 while (nextidx & HILSEN_SCHED) {
739 do_gettimeofday(&tv);
740 tv.tv_usec += USEC_PER_SEC * (tv.tv_sec - mlc->instart.tv_sec);
741 tv.tv_usec -= mlc->instart.tv_usec;
742 if (tv.tv_usec >= mlc->intimeout) goto sched;
743 tv.tv_usec = (mlc->intimeout - tv.tv_usec) * HZ / USEC_PER_SEC;
744 if (!tv.tv_usec) goto sched;
745 mod_timer(&hil_mlcs_kicker, jiffies + tv.tv_usec);
748 tasklet_schedule(&hil_mlcs_tasklet);
752 if (nextidx & HILSEN_DOWN)
753 mlc->seidx += nextidx & HILSEN_MASK;
754 else if (nextidx & HILSEN_UP)
755 mlc->seidx -= nextidx & HILSEN_MASK;
757 mlc->seidx = nextidx & HILSEN_MASK;
759 if (nextidx & HILSEN_BREAK)
765 /******************** tasklet context functions **************************/
766 static void hil_mlcs_process(unsigned long unused)
768 struct list_head *tmp;
770 read_lock(&hil_mlcs_lock);
771 list_for_each(tmp, &hil_mlcs) {
772 struct hil_mlc *mlc = list_entry(tmp, hil_mlc, list);
773 while (hilse_donode(mlc) == 0) {
775 if (mlc->seidx != 41 &&
778 printk(KERN_DEBUG PREFIX " + ");
782 read_unlock(&hil_mlcs_lock);
785 /************************* Keepalive timer task *********************/
787 void hil_mlcs_timer(unsigned long data)
790 tasklet_schedule(&hil_mlcs_tasklet);
791 /* Re-insert the periodic task. */
792 if (!timer_pending(&hil_mlcs_kicker))
793 mod_timer(&hil_mlcs_kicker, jiffies + HZ);
796 /******************** user/kernel context functions **********************/
798 static int hil_mlc_serio_write(struct serio *serio, unsigned char c)
800 struct hil_mlc_serio_map *map;
802 struct serio_driver *drv;
805 map = serio->port_data;
811 mlc->serio_opacket[map->didx] |=
812 ((hil_packet)c) << (8 * (3 - mlc->serio_oidx[map->didx]));
814 if (mlc->serio_oidx[map->didx] >= 3) {
815 /* for now only commands */
816 if (!(mlc->serio_opacket[map->didx] & HIL_PKT_CMD))
818 switch (mlc->serio_opacket[map->didx] & HIL_PKT_DATA_MASK) {
820 idx = mlc->di[map->didx].idd;
823 idx = mlc->di[map->didx].rsc;
826 idx = mlc->di[map->didx].exd;
829 idx = mlc->di[map->didx].rnm;
834 mlc->serio_oidx[map->didx] = 0;
835 mlc->serio_opacket[map->didx] = 0;
838 mlc->serio_oidx[map->didx]++;
845 while ((last != idx) && (*last == 0))
848 while (idx != last) {
849 drv->interrupt(serio, 0, 0);
850 drv->interrupt(serio, HIL_ERR_INT >> 16, 0);
851 drv->interrupt(serio, 0, 0);
852 drv->interrupt(serio, *idx, 0);
855 drv->interrupt(serio, 0, 0);
856 drv->interrupt(serio, HIL_ERR_INT >> 16, 0);
857 drv->interrupt(serio, HIL_PKT_CMD >> 8, 0);
858 drv->interrupt(serio, *idx, 0);
860 mlc->serio_oidx[map->didx] = 0;
861 mlc->serio_opacket[map->didx] = 0;
866 static int hil_mlc_serio_open(struct serio *serio)
868 struct hil_mlc_serio_map *map;
871 if (serio_get_drvdata(serio) != NULL)
874 map = serio->port_data;
883 static void hil_mlc_serio_close(struct serio *serio)
885 struct hil_mlc_serio_map *map;
888 map = serio->port_data;
894 serio_set_drvdata(serio, NULL);
896 /* TODO wake up interruptable */
899 static const struct serio_device_id hil_mlc_serio_id = {
900 .type = SERIO_HIL_MLC,
906 int hil_mlc_register(hil_mlc *mlc)
916 rwlock_init(&mlc->lock);
917 init_MUTEX(&mlc->osem);
919 init_MUTEX(&mlc->isem);
925 init_MUTEX_LOCKED(&(mlc->csem));
927 hil_mlc_clear_di_scratch(mlc);
928 hil_mlc_clear_di_map(mlc, 0);
929 for (i = 0; i < HIL_MLC_DEVMEM; i++) {
930 struct serio *mlc_serio;
931 hil_mlc_copy_di_scratch(mlc, i);
932 mlc_serio = kzalloc(sizeof(*mlc_serio), GFP_KERNEL);
933 mlc->serio[i] = mlc_serio;
934 snprintf(mlc_serio->name, sizeof(mlc_serio->name)-1, "HIL_SERIO%d", i);
935 snprintf(mlc_serio->phys, sizeof(mlc_serio->phys)-1, "HIL%d", i);
936 mlc_serio->id = hil_mlc_serio_id;
937 mlc_serio->write = hil_mlc_serio_write;
938 mlc_serio->open = hil_mlc_serio_open;
939 mlc_serio->close = hil_mlc_serio_close;
940 mlc_serio->port_data = &(mlc->serio_map[i]);
941 mlc->serio_map[i].mlc = mlc;
942 mlc->serio_map[i].didx = i;
943 mlc->serio_map[i].di_revmap = -1;
944 mlc->serio_opacket[i] = 0;
945 mlc->serio_oidx[i] = 0;
946 serio_register_port(mlc_serio);
949 mlc->tasklet = &hil_mlcs_tasklet;
951 write_lock_irqsave(&hil_mlcs_lock, flags);
952 list_add_tail(&mlc->list, &hil_mlcs);
953 mlc->seidx = HILSEN_START;
954 write_unlock_irqrestore(&hil_mlcs_lock, flags);
956 tasklet_schedule(&hil_mlcs_tasklet);
960 int hil_mlc_unregister(hil_mlc *mlc)
962 struct list_head *tmp;
968 write_lock_irqsave(&hil_mlcs_lock, flags);
969 list_for_each(tmp, &hil_mlcs)
970 if (list_entry(tmp, hil_mlc, list) == mlc)
973 /* not found in list */
974 write_unlock_irqrestore(&hil_mlcs_lock, flags);
975 tasklet_schedule(&hil_mlcs_tasklet);
980 write_unlock_irqrestore(&hil_mlcs_lock, flags);
982 for (i = 0; i < HIL_MLC_DEVMEM; i++) {
983 serio_unregister_port(mlc->serio[i]);
984 mlc->serio[i] = NULL;
987 tasklet_schedule(&hil_mlcs_tasklet);
991 /**************************** Module interface *************************/
993 static int __init hil_mlc_init(void)
995 init_timer(&hil_mlcs_kicker);
996 hil_mlcs_kicker.expires = jiffies + HZ;
997 hil_mlcs_kicker.function = &hil_mlcs_timer;
998 add_timer(&hil_mlcs_kicker);
1000 tasklet_enable(&hil_mlcs_tasklet);
1005 static void __exit hil_mlc_exit(void)
1007 del_timer(&hil_mlcs_kicker);
1009 tasklet_disable(&hil_mlcs_tasklet);
1010 tasklet_kill(&hil_mlcs_tasklet);
1013 module_init(hil_mlc_init);
1014 module_exit(hil_mlc_exit);