6 #include <asm/ioctls.h>
10 * Machine Check support for x86
13 #define MCG_CTL_P (1UL<<8) /* MCG_CAP register available */
15 #define MCG_STATUS_RIPV (1UL<<0) /* restart ip valid */
16 #define MCG_STATUS_EIPV (1UL<<1) /* ip points to correct instruction */
17 #define MCG_STATUS_MCIP (1UL<<2) /* machine check in progress */
19 #define MCI_STATUS_VAL (1UL<<63) /* valid error */
20 #define MCI_STATUS_OVER (1UL<<62) /* previous errors lost */
21 #define MCI_STATUS_UC (1UL<<61) /* uncorrected error */
22 #define MCI_STATUS_EN (1UL<<60) /* error enabled */
23 #define MCI_STATUS_MISCV (1UL<<59) /* misc error reg. valid */
24 #define MCI_STATUS_ADDRV (1UL<<58) /* addr reg. valid */
25 #define MCI_STATUS_PCC (1UL<<57) /* processor context corrupt */
27 /* Fields are zero when not available */
34 __u64 tsc; /* cpu time stamp counter */
35 __u64 res1; /* for future extension */
36 __u64 res2; /* dito. */
37 __u8 cs; /* code segment */
38 __u8 bank; /* machine check bank */
39 __u8 cpu; /* cpu that raised the error */
40 __u8 finished; /* entry is valid */
45 * This structure contains all data related to the MCE log. Also
46 * carries a signature to make it easier to find from external
47 * debugging tools. Each entry is only valid when its finished flag
51 #define MCE_LOG_LEN 32
54 char signature[12]; /* "MACHINECHECK" */
55 unsigned len; /* = MCE_LOG_LEN */
59 struct mce entry[MCE_LOG_LEN];
62 #define MCE_OVERFLOW 0 /* bit 0 in flags means overflow */
64 #define MCE_LOG_SIGNATURE "MACHINECHECK"
66 #define MCE_GET_RECORD_LEN _IOR('M', 1, int)
67 #define MCE_GET_LOG_LEN _IOR('M', 2, int)
68 #define MCE_GETCLEAR_FLAGS _IOR('M', 3, int)
70 /* Software defined banks */
71 #define MCE_EXTENDED_BANK 128
72 #define MCE_THERMAL_BANK MCE_EXTENDED_BANK + 0
74 #define K8_MCE_THRESHOLD_BASE (MCE_EXTENDED_BANK + 1) /* MCE_AMD */
75 #define K8_MCE_THRESHOLD_BANK_0 (MCE_THRESHOLD_BASE + 0 * 9)
76 #define K8_MCE_THRESHOLD_BANK_1 (MCE_THRESHOLD_BASE + 1 * 9)
77 #define K8_MCE_THRESHOLD_BANK_2 (MCE_THRESHOLD_BASE + 2 * 9)
78 #define K8_MCE_THRESHOLD_BANK_3 (MCE_THRESHOLD_BASE + 3 * 9)
79 #define K8_MCE_THRESHOLD_BANK_4 (MCE_THRESHOLD_BASE + 4 * 9)
80 #define K8_MCE_THRESHOLD_BANK_5 (MCE_THRESHOLD_BASE + 5 * 9)
81 #define K8_MCE_THRESHOLD_DRAM_ECC (MCE_THRESHOLD_BANK_4 + 0)
83 #endif /* __x86_64__ */
88 extern int mce_disabled;
89 #else /* CONFIG_X86_32 */
91 #include <asm/atomic.h>
93 void mce_log(struct mce *m);
94 DECLARE_PER_CPU(struct sys_device, device_mce);
96 #ifdef CONFIG_X86_MCE_INTEL
97 void mce_intel_feature_init(struct cpuinfo_x86 *c);
99 static inline void mce_intel_feature_init(struct cpuinfo_x86 *c) { }
102 #ifdef CONFIG_X86_MCE_AMD
103 void mce_amd_feature_init(struct cpuinfo_x86 *c);
105 static inline void mce_amd_feature_init(struct cpuinfo_x86 *c) { }
108 void mce_log_therm_throt_event(unsigned int cpu, __u64 status);
110 extern atomic_t mce_entry;
112 extern void do_machine_check(struct pt_regs *, long);
113 extern int mce_notify_user(void);
115 #endif /* !CONFIG_X86_32 */
119 #ifdef CONFIG_X86_MCE
120 extern void mcheck_init(struct cpuinfo_x86 *c);
122 #define mcheck_init(c) do { } while (0)
124 extern void stop_mce(void);
125 extern void restart_mce(void);
127 #endif /* __KERNEL__ */