2 * include/asm-sh/cpu-sh3/cache.h
4 * Copyright (C) 1999 Niibe Yutaka
6 * This file is subject to the terms and conditions of the GNU General Public
7 * License. See the file "COPYING" in the main directory of this archive
10 #ifndef __ASM_CPU_SH3_CACHE_H
11 #define __ASM_CPU_SH3_CACHE_H
13 #define L1_CACHE_SHIFT 4
15 #define SH_CACHE_VALID 1
16 #define SH_CACHE_UPDATED 2
17 #define SH_CACHE_COMBINED 4
18 #define SH_CACHE_ASSOC 8
20 #define CCR 0xffffffec /* Address of Cache Control Register */
22 #define CCR_CACHE_CE 0x01 /* Cache Enable */
23 #define CCR_CACHE_WT 0x02 /* Write-Through (for P0,U0,P3) (else writeback) */
24 #define CCR_CACHE_CB 0x04 /* Write-Back (for P1) (else writethrough) */
25 #define CCR_CACHE_CF 0x08 /* Cache Flush */
26 #define CCR_CACHE_ORA 0x20 /* RAM mode */
28 #define CACHE_OC_ADDRESS_ARRAY 0xf0000000
29 #define CACHE_PHYSADDR_MASK 0x1ffffc00
31 #define CCR_CACHE_ENABLE CCR_CACHE_CE
32 #define CCR_CACHE_INVALIDATE CCR_CACHE_CF
34 #if defined(CONFIG_CPU_SUBTYPE_SH7705) || \
35 defined(CONFIG_CPU_SUBTYPE_SH7710) || \
36 defined(CONFIG_CPU_SUBTYPE_SH7720) || \
37 defined(CONFIG_CPU_SUBTYPE_SH7721)
38 #define CCR3_REG 0xa40000b4
39 #define CCR_CACHE_16KB 0x00010000
40 #define CCR_CACHE_32KB 0x00020000
43 #endif /* __ASM_CPU_SH3_CACHE_H */