git.oblomov.eu Git - linux-2.6/blob - drivers/net/hamradio/scc.c

   1 #define RCS_ID "$Id: scc.c,v 1.75 1998/11/04 15:15:01 jreuter Exp jreuter $"
   2
   3 #define VERSION "3.0"
   4
   5 /*
   6  * Please use z8530drv-utils-3.0 with this version.
   7  *            ------------------
   8  *
   9  * You can find a subset of the documentation in
  10  * Documentation/networking/z8530drv.txt.
  11  */
  12
  13 /*
  14    ********************************************************************
  15    *   SCC.C - Linux driver for Z8530 based HDLC cards for AX.25      *
  16    ********************************************************************
  17
  18
  19    ********************************************************************
  20
  21         Copyright (c) 1993, 2000 Joerg Reuter DL1BKE
  22
  23         portions (c) 1993 Guido ten Dolle PE1NNZ
  24
  25    ********************************************************************
  26
  27    The driver and the programs in the archive are UNDER CONSTRUCTION.
  28    The code is likely to fail, and so your kernel could --- even
  29    a whole network.
  30
  31    This driver is intended for Amateur Radio use. If you are running it
  32    for commercial purposes, please drop me a note. I am nosy...
  33
  34    ...BUT:
  35
  36    ! You  m u s t  recognize the appropriate legislations of your country !
  37    ! before you connect a radio to the SCC board and start to transmit or !
  38    ! receive. The GPL allows you to use the  d r i v e r,  NOT the RADIO! !
  39
  40    For non-Amateur-Radio use please note that you might need a special
  41    allowance/licence from the designer of the SCC Board and/or the
  42    MODEM.
  43
  44    This program is free software; you can redistribute it and/or modify
  45    it under the terms of the (modified) GNU General Public License
  46    delivered with the Linux kernel source.
  47
  48    This program is distributed in the hope that it will be useful,
  49    but WITHOUT ANY WARRANTY; without even the implied warranty of
  50    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  51    GNU General Public License for more details.
  52
  53    You should find a copy of the GNU General Public License in
  54    /usr/src/linux/COPYING;
  55
  56    ********************************************************************
  57
  58
  59    Incomplete history of z8530drv:
  60    -------------------------------
  61
  62    1994-09-13   started to write the driver, rescued most of my own
  63                 code (and Hans Alblas' memory buffer pool concept) from
  64                 an earlier project "sccdrv" which was initiated by
  65                 Guido ten Dolle. Not much of the old driver survived,
  66                 though. The first version I put my hands on was sccdrv1.3
  67                 from August 1993. The memory buffer pool concept
  68                 appeared in an unauthorized sccdrv version (1.5) from
  69                 August 1994.
  70
  71    1995-01-31   changed copyright notice to GPL without limitations.
  72
  73      .
  74      .  <SNIP>
  75      .
  76
  77    1996-10-05   New semester, new driver...
  78
  79                   * KISS TNC emulator removed (TTY driver)
  80                   * Source moved to drivers/net/
  81                   * Includes Z8530 defines from drivers/net/z8530.h
  82                   * Uses sk_buffer memory management
  83                   * Reduced overhead of /proc/net/z8530drv output
  84                   * Streamlined quite a lot things
  85                   * Invents brand new bugs... ;-)
  86
  87                   The move to version number 3.0 reflects theses changes.
  88                   You can use 'kissbridge' if you need a KISS TNC emulator.
  89
  90    1996-12-13   Fixed for Linux networking changes. (G4KLX)
  91    1997-01-08   Fixed the remaining problems.
  92    1997-04-02   Hopefully fixed the problems with the new *_timer()
  93                 routines, added calibration code.
  94    1997-10-12   Made SCC_DELAY a CONFIG option, added CONFIG_SCC_TRXECHO
  95    1998-01-29   Small fix to avoid lock-up on initialization
  96    1998-09-29   Fixed the "grouping" bugs, tx_inhibit works again,
  97                 using dev->tx_queue_len now instead of MAXQUEUE now.
  98    1998-10-21   Postponed the spinlock changes, would need a lot of
  99                 testing I currently don't have the time to. Softdcd doesn't
 100                 work.
 101    1998-11-04   Softdcd does not work correctly in DPLL mode, in fact it
 102                 never did. The DPLL locks on noise, the SYNC unit sees
 103                 flags that aren't... Restarting the DPLL does not help
 104                 either, it resynchronizes too slow and the first received
 105                 frame gets lost.
 106    2000-02-13   Fixed for new network driver interface changes, still
 107                 does TX timeouts itself since it uses its own queue
 108                 scheme.
 109
 110    Thanks to all who contributed to this driver with ideas and bug
 111    reports!
 112
 113    NB -- if you find errors, change something, please let me know
 114          first before you distribute it... And please don't touch
 115          the version number. Just replace my callsign in
 116          "v3.0.dl1bke" with your own. Just to avoid confusion...
 117
 118    If you want to add your modification to the linux distribution
 119    please (!) contact me first.
 120
 121    New versions of the driver will be announced on the linux-hams
 122    mailing list on vger.kernel.org. To subscribe send an e-mail
 123    to majordomo@vger.kernel.org with the following line in
 124    the body of the mail:
 125
 126            subscribe linux-hams
 127
 128    The content of the "Subject" field will be ignored.
 129
 130    vy 73,
 131    Joerg Reuter ampr-net: dl1bke@db0pra.ampr.org
 132                 AX-25   : DL1BKE @ DB0ABH.#BAY.DEU.EU
 133                 Internet: jreuter@yaina.de
 134                 www     : http://yaina.de/jreuter
 135 */
 136
 137 /* ----------------------------------------------------------------------- */
 138
 139 #undef  SCC_LDELAY              /* slow it even a bit more down */
 140 #undef  SCC_DONT_CHECK          /* don't look if the SCCs you specified are available */
 141
 142 #define SCC_MAXCHIPS    4       /* number of max. supported chips */
 143 #define SCC_BUFSIZE     384     /* must not exceed 4096 */
 144 #undef  SCC_DEBUG
 145
 146 #define SCC_DEFAULT_CLOCK       4915200
 147                                 /* default pclock if nothing is specified */
 148
 149 /* ----------------------------------------------------------------------- */
 150
 151 #include <linux/config.h>
 152 #include <linux/module.h>
 153 #include <linux/errno.h>
 154 #include <linux/signal.h>
 155 #include <linux/timer.h>
 156 #include <linux/interrupt.h>
 157 #include <linux/ioport.h>
 158 #include <linux/string.h>
 159 #include <linux/in.h>
 160 #include <linux/fcntl.h>
 161 #include <linux/ptrace.h>
 162 #include <linux/slab.h>
 163 #include <linux/delay.h>
 164 #include <linux/skbuff.h>
 165 #include <linux/netdevice.h>
 166 #include <linux/rtnetlink.h>
 167 #include <linux/if_ether.h>
 168 #include <linux/if_arp.h>
 169 #include <linux/socket.h>
 170 #include <linux/init.h>
 171 #include <linux/scc.h>
 172 #include <linux/ctype.h>
 173 #include <linux/kernel.h>
 174 #include <linux/proc_fs.h>
 175 #include <linux/seq_file.h>
 176 #include <linux/bitops.h>
 177
 178 #include <net/ax25.h>
 179
 180 #include <asm/irq.h>
 181 #include <asm/system.h>
 182 #include <asm/io.h>
 183 #include <asm/uaccess.h>
 184
 185 #include "z8530.h"
 186
 187 static char banner[] __initdata = KERN_INFO "AX.25: Z8530 SCC driver version "VERSION".dl1bke\n";
 188
 189 static void t_dwait(unsigned long);
 190 static void t_txdelay(unsigned long);
 191 static void t_tail(unsigned long);
 192 static void t_busy(unsigned long);
 193 static void t_maxkeyup(unsigned long);
 194 static void t_idle(unsigned long);
 195 static void scc_tx_done(struct scc_channel *);
 196 static void scc_start_tx_timer(struct scc_channel *, void (*)(unsigned long), unsigned long);
 197 static void scc_start_maxkeyup(struct scc_channel *);
 198 static void scc_start_defer(struct scc_channel *);
 199
 200 static void z8530_init(void);
 201
 202 static void init_channel(struct scc_channel *scc);
 203 static void scc_key_trx (struct scc_channel *scc, char tx);
 204 static irqreturn_t scc_isr(int irq, void *dev_id, struct pt_regs *regs);
 205 static void scc_init_timer(struct scc_channel *scc);
 206
 207 static int scc_net_alloc(const char *name, struct scc_channel *scc);
 208 static void scc_net_setup(struct net_device *dev);
 209 static int scc_net_open(struct net_device *dev);
 210 static int scc_net_close(struct net_device *dev);
 211 static void scc_net_rx(struct scc_channel *scc, struct sk_buff *skb);
 212 static int scc_net_tx(struct sk_buff *skb, struct net_device *dev);
 213 static int scc_net_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd);
 214 static int scc_net_set_mac_address(struct net_device *dev, void *addr);
 215 static struct net_device_stats * scc_net_get_stats(struct net_device *dev);
 216
 217 static unsigned char SCC_DriverName[] = "scc";
 218
 219 static struct irqflags { unsigned char used : 1; } Ivec[NR_IRQS];
 220
 221 static struct scc_channel SCC_Info[2 * SCC_MAXCHIPS];   /* information per channel */
 222
 223 static struct scc_ctrl {
 224         io_port chan_A;
 225         io_port chan_B;
 226         int irq;
 227 } SCC_ctrl[SCC_MAXCHIPS+1];
 228
 229 static unsigned char Driver_Initialized;
 230 static int Nchips;
 231 static io_port Vector_Latch;
 232
 233
 234 /* ******************************************************************** */
 235 /* *                    Port Access Functions                         * */
 236 /* ******************************************************************** */
 237
 238 /* These provide interrupt save 2-step access to the Z8530 registers */
 239
 240 static DEFINE_SPINLOCK(iolock); /* Guards paired accesses */
 241
 242 static inline unsigned char InReg(io_port port, unsigned char reg)
 243 {
 244         unsigned long flags;
 245         unsigned char r;
 246
 247         spin_lock_irqsave(&iolock, flags);
 248 #ifdef SCC_LDELAY
 249         Outb(port, reg);
 250         udelay(SCC_LDELAY);
 251         r=Inb(port);
 252         udelay(SCC_LDELAY);
 253 #else
 254         Outb(port, reg);
 255         r=Inb(port);
 256 #endif
 257         spin_unlock_irqrestore(&iolock, flags);
 258         return r;
 259 }
 260
 261 static inline void OutReg(io_port port, unsigned char reg, unsigned char val)
 262 {
 263         unsigned long flags;
 264
 265         spin_lock_irqsave(&iolock, flags);
 266 #ifdef SCC_LDELAY
 267         Outb(port, reg); udelay(SCC_LDELAY);
 268         Outb(port, val); udelay(SCC_LDELAY);
 269 #else
 270         Outb(port, reg);
 271         Outb(port, val);
 272 #endif
 273         spin_unlock_irqrestore(&iolock, flags);
 274 }
 275
 276 static inline void wr(struct scc_channel *scc, unsigned char reg,
 277         unsigned char val)
 278 {
 279         OutReg(scc->ctrl, reg, (scc->wreg[reg] = val));
 280 }
 281
 282 static inline void or(struct scc_channel *scc, unsigned char reg, unsigned char val)
 283 {
 284         OutReg(scc->ctrl, reg, (scc->wreg[reg] |= val));
 285 }
 286
 287 static inline void cl(struct scc_channel *scc, unsigned char reg, unsigned char val)
 288 {
 289         OutReg(scc->ctrl, reg, (scc->wreg[reg] &= ~val));
 290 }
 291
 292 /* ******************************************************************** */
 293 /* *                    Some useful macros                            * */
 294 /* ******************************************************************** */
 295
 296 static inline void scc_discard_buffers(struct scc_channel *scc)
 297 {
 298         unsigned long flags;
 299
 300         spin_lock_irqsave(&scc->lock, flags);
 301         if (scc->tx_buff != NULL)
 302         {
 303                 dev_kfree_skb(scc->tx_buff);
 304                 scc->tx_buff = NULL;
 305         }
 306
 307         while (!skb_queue_empty(&scc->tx_queue))
 308                 dev_kfree_skb(skb_dequeue(&scc->tx_queue));
 309
 310         spin_unlock_irqrestore(&scc->lock, flags);
 311 }
 312
 313
 314
 315 /* ******************************************************************** */
 316 /* *                    Interrupt Service Routines                    * */
 317 /* ******************************************************************** */
 318
 319
 320 /* ----> subroutines for the interrupt handlers <---- */
 321
 322 static inline void scc_notify(struct scc_channel *scc, int event)
 323 {
 324         struct sk_buff *skb;
 325         char *bp;
 326
 327         if (scc->kiss.fulldup != KISS_DUPLEX_OPTIMA)
 328                 return;
 329
 330         skb = dev_alloc_skb(2);
 331         if (skb != NULL)
 332         {
 333                 bp = skb_put(skb, 2);
 334                 *bp++ = PARAM_HWEVENT;
 335                 *bp++ = event;
 336                 scc_net_rx(scc, skb);
 337         } else
 338                 scc->stat.nospace++;
 339 }
 340
 341 static inline void flush_rx_FIFO(struct scc_channel *scc)
 342 {
 343         int k;
 344
 345         for (k=0; k<3; k++)
 346                 Inb(scc->data);
 347
 348         if(scc->rx_buff != NULL)                /* did we receive something? */
 349         {
 350                 scc->stat.rxerrs++;  /* then count it as an error */
 351                 dev_kfree_skb_irq(scc->rx_buff);
 352                 scc->rx_buff = NULL;
 353         }
 354 }
 355
 356 static void start_hunt(struct scc_channel *scc)
 357 {
 358         if ((scc->modem.clocksrc != CLK_EXTERNAL))
 359                 OutReg(scc->ctrl,R14,SEARCH|scc->wreg[R14]); /* DPLL: enter search mode */
 360         or(scc,R3,ENT_HM|RxENABLE);  /* enable the receiver, hunt mode */
 361 }
 362
 363 /* ----> four different interrupt handlers for Tx, Rx, changing of      */
 364 /*       DCD/CTS and Rx/Tx errors                                       */
 365
 366 /* Transmitter interrupt handler */
 367 static inline void scc_txint(struct scc_channel *scc)
 368 {
 369         struct sk_buff *skb;
 370
 371         scc->stat.txints++;
 372         skb = scc->tx_buff;
 373
 374         /* send first octet */
 375
 376         if (skb == NULL)
 377         {
 378                 skb = skb_dequeue(&scc->tx_queue);
 379                 scc->tx_buff = skb;
 380                 netif_wake_queue(scc->dev);
 381
 382                 if (skb == NULL)
 383                 {
 384                         scc_tx_done(scc);
 385                         Outb(scc->ctrl, RES_Tx_P);
 386                         return;
 387                 }
 388
 389                 if (skb->len == 0)              /* Paranoia... */
 390                 {
 391                         dev_kfree_skb_irq(skb);
 392                         scc->tx_buff = NULL;
 393                         scc_tx_done(scc);
 394                         Outb(scc->ctrl, RES_Tx_P);
 395                         return;
 396                 }
 397
 398                 scc->stat.tx_state = TXS_ACTIVE;
 399
 400                 OutReg(scc->ctrl, R0, RES_Tx_CRC);
 401                                                 /* reset CRC generator */
 402                 or(scc,R10,ABUNDER);            /* re-install underrun protection */
 403                 Outb(scc->data,*skb->data);     /* send byte */
 404                 skb_pull(skb, 1);
 405
 406                 if (!scc->enhanced)             /* reset EOM latch */
 407                         Outb(scc->ctrl,RES_EOM_L);
 408                 return;
 409         }
 410
 411         /* End Of Frame... */
 412
 413         if (skb->len == 0)
 414         {
 415                 Outb(scc->ctrl, RES_Tx_P);      /* reset pending int */
 416                 cl(scc, R10, ABUNDER);          /* send CRC */
 417                 dev_kfree_skb_irq(skb);
 418                 scc->tx_buff = NULL;
 419                 scc->stat.tx_state = TXS_NEWFRAME; /* next frame... */
 420                 return;
 421         }
 422
 423         /* send octet */
 424
 425         Outb(scc->data,*skb->data);
 426         skb_pull(skb, 1);
 427 }
 428
 429
 430 /* External/Status interrupt handler */
 431 static inline void scc_exint(struct scc_channel *scc)
 432 {
 433         unsigned char status,changes,chg_and_stat;
 434
 435         scc->stat.exints++;
 436
 437         status = InReg(scc->ctrl,R0);
 438         changes = status ^ scc->status;
 439         chg_and_stat = changes & status;
 440
 441         /* ABORT: generated whenever DCD drops while receiving */
 442
 443         if (chg_and_stat & BRK_ABRT)            /* Received an ABORT */
 444                 flush_rx_FIFO(scc);
 445
 446         /* HUNT: software DCD; on = waiting for SYNC, off = receiving frame */
 447
 448         if ((changes & SYNC_HUNT) && scc->kiss.softdcd)
 449         {
 450                 if (status & SYNC_HUNT)
 451                 {
 452                         scc->dcd = 0;
 453                         flush_rx_FIFO(scc);
 454                         if ((scc->modem.clocksrc != CLK_EXTERNAL))
 455                                 OutReg(scc->ctrl,R14,SEARCH|scc->wreg[R14]); /* DPLL: enter search mode */
 456                 } else {
 457                         scc->dcd = 1;
 458                 }
 459
 460                 scc_notify(scc, scc->dcd? HWEV_DCD_OFF:HWEV_DCD_ON);
 461         }
 462
 463         /* DCD: on = start to receive packet, off = ABORT condition */
 464         /* (a successfully received packet generates a special condition int) */
 465
 466         if((changes & DCD) && !scc->kiss.softdcd) /* DCD input changed state */
 467         {
 468                 if(status & DCD)                /* DCD is now ON */
 469                 {
 470                         start_hunt(scc);
 471                         scc->dcd = 1;
 472                 } else {                        /* DCD is now OFF */
 473                         cl(scc,R3,ENT_HM|RxENABLE); /* disable the receiver */
 474                         flush_rx_FIFO(scc);
 475                         scc->dcd = 0;
 476                 }
 477
 478                 scc_notify(scc, scc->dcd? HWEV_DCD_ON:HWEV_DCD_OFF);
 479         }
 480
 481 #ifdef notdef
 482         /* CTS: use external TxDelay (what's that good for?!)
 483          * Anyway: If we _could_ use it (BayCom USCC uses CTS for
 484          * own purposes) we _should_ use the "autoenable" feature
 485          * of the Z8530 and not this interrupt...
 486          */
 487
 488         if (chg_and_stat & CTS)                 /* CTS is now ON */
 489         {
 490                 if (scc->kiss.txdelay == 0)     /* zero TXDELAY = wait for CTS */
 491                         scc_start_tx_timer(scc, t_txdelay, 0);
 492         }
 493 #endif
 494
 495         if (scc->stat.tx_state == TXS_ACTIVE && (status & TxEOM))
 496         {
 497                 scc->stat.tx_under++;     /* oops, an underrun! count 'em */
 498                 Outb(scc->ctrl, RES_EXT_INT);   /* reset ext/status interrupts */
 499
 500                 if (scc->tx_buff != NULL)
 501                 {
 502                         dev_kfree_skb_irq(scc->tx_buff);
 503                         scc->tx_buff = NULL;
 504                 }
 505
 506                 or(scc,R10,ABUNDER);
 507                 scc_start_tx_timer(scc, t_txdelay, 0);  /* restart transmission */
 508         }
 509
 510         scc->status = status;
 511         Outb(scc->ctrl,RES_EXT_INT);
 512 }
 513
 514
 515 /* Receiver interrupt handler */
 516 static inline void scc_rxint(struct scc_channel *scc)
 517 {
 518         struct sk_buff *skb;
 519
 520         scc->stat.rxints++;
 521
 522         if((scc->wreg[5] & RTS) && scc->kiss.fulldup == KISS_DUPLEX_HALF)
 523         {
 524                 Inb(scc->data);         /* discard char */
 525                 or(scc,R3,ENT_HM);      /* enter hunt mode for next flag */
 526                 return;
 527         }
 528
 529         skb = scc->rx_buff;
 530
 531         if (skb == NULL)
 532         {
 533                 skb = dev_alloc_skb(scc->stat.bufsize);
 534                 if (skb == NULL)
 535                 {
 536                         scc->dev_stat.rx_dropped++;
 537                         scc->stat.nospace++;
 538                         Inb(scc->data);
 539                         or(scc, R3, ENT_HM);
 540                         return;
 541                 }
 542
 543                 scc->rx_buff = skb;
 544                 *(skb_put(skb, 1)) = 0; /* KISS data */
 545         }
 546
 547         if (skb->len >= scc->stat.bufsize)
 548         {
 549 #ifdef notdef
 550                 printk(KERN_DEBUG "z8530drv: oops, scc_rxint() received huge frame...\n");
 551 #endif
 552                 dev_kfree_skb_irq(skb);
 553                 scc->rx_buff = NULL;
 554                 Inb(scc->data);
 555                 or(scc, R3, ENT_HM);
 556                 return;
 557         }
 558
 559         *(skb_put(skb, 1)) = Inb(scc->data);
 560 }
 561
 562
 563 /* Receive Special Condition interrupt handler */
 564 static inline void scc_spint(struct scc_channel *scc)
 565 {
 566         unsigned char status;
 567         struct sk_buff *skb;
 568
 569         scc->stat.spints++;
 570
 571         status = InReg(scc->ctrl,R1);           /* read receiver status */
 572
 573         Inb(scc->data);                         /* throw away Rx byte */
 574         skb = scc->rx_buff;
 575
 576         if(status & Rx_OVR)                     /* receiver overrun */
 577         {
 578                 scc->stat.rx_over++;             /* count them */
 579                 or(scc,R3,ENT_HM);               /* enter hunt mode for next flag */
 580
 581                 if (skb != NULL)
 582                         dev_kfree_skb_irq(skb);
 583                 scc->rx_buff = skb = NULL;
 584         }
 585
 586         if(status & END_FR && skb != NULL)      /* end of frame */
 587         {
 588                 /* CRC okay, frame ends on 8 bit boundary and received something ? */
 589
 590                 if (!(status & CRC_ERR) && (status & 0xe) == RES8 && skb->len > 0)
 591                 {
 592                         /* ignore last received byte (first of the CRC bytes) */
 593                         skb_trim(skb, skb->len-1);
 594                         scc_net_rx(scc, skb);
 595                         scc->rx_buff = NULL;
 596                         scc->stat.rxframes++;
 597                 } else {                                /* a bad frame */
 598                         dev_kfree_skb_irq(skb);
 599                         scc->rx_buff = NULL;
 600                         scc->stat.rxerrs++;
 601                 }
 602         }
 603
 604         Outb(scc->ctrl,ERR_RES);
 605 }
 606
 607
 608 /* ----> interrupt service routine for the Z8530 <---- */
 609
 610 static void scc_isr_dispatch(struct scc_channel *scc, int vector)
 611 {
 612         spin_lock(&scc->lock);
 613         switch (vector & VECTOR_MASK)
 614         {
 615                 case TXINT: scc_txint(scc); break;
 616                 case EXINT: scc_exint(scc); break;
 617                 case RXINT: scc_rxint(scc); break;
 618                 case SPINT: scc_spint(scc); break;
 619         }
 620         spin_unlock(&scc->lock);
 621 }
 622
 623 /* If the card has a latch for the interrupt vector (like the PA0HZP card)
 624    use it to get the number of the chip that generated the int.
 625    If not: poll all defined chips.
 626  */
 627
 628 #define SCC_IRQTIMEOUT 30000
 629
 630 static irqreturn_t scc_isr(int irq, void *dev_id, struct pt_regs *regs)
 631 {
 632         unsigned char vector;
 633         struct scc_channel *scc;
 634         struct scc_ctrl *ctrl;
 635         int k;
 636
 637         if (Vector_Latch)
 638         {
 639                 for(k=0; k < SCC_IRQTIMEOUT; k++)
 640                 {
 641                         Outb(Vector_Latch, 0);      /* Generate INTACK */
 642
 643                         /* Read the vector */
 644                         if((vector=Inb(Vector_Latch)) >= 16 * Nchips) break;
 645                         if (vector & 0x01) break;
 646
 647                         scc=&SCC_Info[vector >> 3 ^ 0x01];
 648                         if (!scc->dev) break;
 649
 650                         scc_isr_dispatch(scc, vector);
 651
 652                         OutReg(scc->ctrl,R0,RES_H_IUS);              /* Reset Highest IUS */
 653                 }
 654
 655                 if (k == SCC_IRQTIMEOUT)
 656                         printk(KERN_WARNING "z8530drv: endless loop in scc_isr()?\n");
 657
 658                 return IRQ_HANDLED;
 659         }
 660
 661         /* Find the SCC generating the interrupt by polling all attached SCCs
 662          * reading RR3A (the interrupt pending register)
 663          */
 664
 665         ctrl = SCC_ctrl;
 666         while (ctrl->chan_A)
 667         {
 668                 if (ctrl->irq != irq)
 669                 {
 670                         ctrl++;
 671                         continue;
 672                 }
 673
 674                 scc = NULL;
 675                 for (k = 0; InReg(ctrl->chan_A,R3) && k < SCC_IRQTIMEOUT; k++)
 676                 {
 677                         vector=InReg(ctrl->chan_B,R2);  /* Read the vector */
 678                         if (vector & 0x01) break;
 679
 680                         scc = &SCC_Info[vector >> 3 ^ 0x01];
 681                         if (!scc->dev) break;
 682
 683                         scc_isr_dispatch(scc, vector);
 684                 }
 685
 686                 if (k == SCC_IRQTIMEOUT)
 687                 {
 688                         printk(KERN_WARNING "z8530drv: endless loop in scc_isr()?!\n");
 689                         break;
 690                 }
 691
 692                 /* This looks weird and it is. At least the BayCom USCC doesn't
 693                  * use the Interrupt Daisy Chain, thus we'll have to start
 694                  * all over again to be sure not to miss an interrupt from
 695                  * (any of) the other chip(s)...
 696                  * Honestly, the situation *is* braindamaged...
 697                  */
 698
 699                 if (scc != NULL)
 700                 {
 701                         OutReg(scc->ctrl,R0,RES_H_IUS);
 702                         ctrl = SCC_ctrl;
 703                 } else
 704                         ctrl++;
 705         }
 706         return IRQ_HANDLED;
 707 }
 708
 709
 710
 711 /* ******************************************************************** */
 712 /* *                    Init Channel                                    */
 713 /* ******************************************************************** */
 714
 715
 716 /* ----> set SCC channel speed <---- */
 717
 718 static inline void set_brg(struct scc_channel *scc, unsigned int tc)
 719 {
 720         cl(scc,R14,BRENABL);            /* disable baudrate generator */
 721         wr(scc,R12,tc & 255);           /* brg rate LOW */
 722         wr(scc,R13,tc >> 8);            /* brg rate HIGH */
 723         or(scc,R14,BRENABL);            /* enable baudrate generator */
 724 }
 725
 726 static inline void set_speed(struct scc_channel *scc)
 727 {
 728         unsigned long flags;
 729         spin_lock_irqsave(&scc->lock, flags);
 730
 731         if (scc->modem.speed > 0)       /* paranoia... */
 732                 set_brg(scc, (unsigned) (scc->clock / (scc->modem.speed * 64)) - 2);
 733
 734         spin_unlock_irqrestore(&scc->lock, flags);
 735 }
 736
 737
 738 /* ----> initialize a SCC channel <---- */
 739
 740 static inline void init_brg(struct scc_channel *scc)
 741 {
 742         wr(scc, R14, BRSRC);                            /* BRG source = PCLK */
 743         OutReg(scc->ctrl, R14, SSBR|scc->wreg[R14]);    /* DPLL source = BRG */
 744         OutReg(scc->ctrl, R14, SNRZI|scc->wreg[R14]);   /* DPLL NRZI mode */
 745 }
 746
 747 /*
 748  * Initialization according to the Z8530 manual (SGS-Thomson's version):
 749  *
 750  * 1. Modes and constants
 751  *
 752  * WR9  11000000        chip reset
 753  * WR4  XXXXXXXX        Tx/Rx control, async or sync mode
 754  * WR1  0XX00X00        select W/REQ (optional)
 755  * WR2  XXXXXXXX        program interrupt vector
 756  * WR3  XXXXXXX0        select Rx control
 757  * WR5  XXXX0XXX        select Tx control
 758  * WR6  XXXXXXXX        sync character
 759  * WR7  XXXXXXXX        sync character
 760  * WR9  000X0XXX        select interrupt control
 761  * WR10 XXXXXXXX        miscellaneous control (optional)
 762  * WR11 XXXXXXXX        clock control
 763  * WR12 XXXXXXXX        time constant lower byte (optional)
 764  * WR13 XXXXXXXX        time constant upper byte (optional)
 765  * WR14 XXXXXXX0        miscellaneous control
 766  * WR14 XXXSSSSS        commands (optional)
 767  *
 768  * 2. Enables
 769  *
 770  * WR14 000SSSS1        baud rate enable
 771  * WR3  SSSSSSS1        Rx enable
 772  * WR5  SSSS1SSS        Tx enable
 773  * WR0  10000000        reset Tx CRG (optional)
 774  * WR1  XSS00S00        DMA enable (optional)
 775  *
 776  * 3. Interrupt status
 777  *
 778  * WR15 XXXXXXXX        enable external/status
 779  * WR0  00010000        reset external status
 780  * WR0  00010000        reset external status twice
 781  * WR1  SSSXXSXX        enable Rx, Tx and Ext/status
 782  * WR9  000SXSSS        enable master interrupt enable
 783  *
 784  * 1 = set to one, 0 = reset to zero
 785  * X = user defined, S = same as previous init
 786  *
 787  *
 788  * Note that the implementation differs in some points from above scheme.
 789  *
 790  */
 791
 792 static void init_channel(struct scc_channel *scc)
 793 {
 794         del_timer(&scc->tx_t);
 795         del_timer(&scc->tx_wdog);
 796
 797         disable_irq(scc->irq);
 798
 799         wr(scc,R4,X1CLK|SDLC);          /* *1 clock, SDLC mode */
 800         wr(scc,R1,0);                   /* no W/REQ operation */
 801         wr(scc,R3,Rx8|RxCRC_ENAB);      /* RX 8 bits/char, CRC, disabled */
 802         wr(scc,R5,Tx8|DTR|TxCRC_ENAB);  /* TX 8 bits/char, disabled, DTR */
 803         wr(scc,R6,0);                   /* SDLC address zero (not used) */
 804         wr(scc,R7,FLAG);                /* SDLC flag value */
 805         wr(scc,R9,VIS);                 /* vector includes status */
 806         wr(scc,R10,(scc->modem.nrz? NRZ : NRZI)|CRCPS|ABUNDER); /* abort on underrun, preset CRC generator, NRZ(I) */
 807         wr(scc,R14, 0);
 808
 809
 810 /* set clock sources:
 811
 812    CLK_DPLL: normal halfduplex operation
 813
 814                 RxClk: use DPLL
 815                 TxClk: use DPLL
 816                 TRxC mode DPLL output
 817
 818    CLK_EXTERNAL: external clocking (G3RUH or DF9IC modem)
 819
 820                 BayCom:                 others:
 821
 822                 TxClk = pin RTxC        TxClk = pin TRxC
 823                 RxClk = pin TRxC        RxClk = pin RTxC
 824
 825
 826    CLK_DIVIDER:
 827                 RxClk = use DPLL
 828                 TxClk = pin RTxC
 829
 830                 BayCom:                 others:
 831                 pin TRxC = DPLL         pin TRxC = BRG
 832                 (RxClk * 1)             (RxClk * 32)
 833 */
 834
 835
 836         switch(scc->modem.clocksrc)
 837         {
 838                 case CLK_DPLL:
 839                         wr(scc, R11, RCDPLL|TCDPLL|TRxCOI|TRxCDP);
 840                         init_brg(scc);
 841                         break;
 842
 843                 case CLK_DIVIDER:
 844                         wr(scc, R11, ((scc->brand & BAYCOM)? TRxCDP : TRxCBR) | RCDPLL|TCRTxCP|TRxCOI);
 845                         init_brg(scc);
 846                         break;
 847
 848                 case CLK_EXTERNAL:
 849                         wr(scc, R11, (scc->brand & BAYCOM)? RCTRxCP|TCRTxCP : RCRTxCP|TCTRxCP);
 850                         OutReg(scc->ctrl, R14, DISDPLL);
 851                         break;
 852
 853         }
 854
 855         set_speed(scc);                 /* set baudrate */
 856
 857         if(scc->enhanced)
 858         {
 859                 or(scc,R15,SHDLCE|FIFOE);       /* enable FIFO, SDLC/HDLC Enhancements (From now R7 is R7') */
 860                 wr(scc,R7,AUTOEOM);
 861         }
 862
 863         if(scc->kiss.softdcd || (InReg(scc->ctrl,R0) & DCD))
 864                                                 /* DCD is now ON */
 865         {
 866                 start_hunt(scc);
 867         }
 868
 869         /* enable ABORT, DCD & SYNC/HUNT interrupts */
 870
 871         wr(scc,R15, BRKIE|TxUIE|(scc->kiss.softdcd? SYNCIE:DCDIE));
 872
 873         Outb(scc->ctrl,RES_EXT_INT);    /* reset ext/status interrupts */
 874         Outb(scc->ctrl,RES_EXT_INT);    /* must be done twice */
 875
 876         or(scc,R1,INT_ALL_Rx|TxINT_ENAB|EXT_INT_ENAB); /* enable interrupts */
 877
 878         scc->status = InReg(scc->ctrl,R0);      /* read initial status */
 879
 880         or(scc,R9,MIE);                 /* master interrupt enable */
 881
 882         scc_init_timer(scc);
 883
 884         enable_irq(scc->irq);
 885 }
 886
 887
 888
 889
 890 /* ******************************************************************** */
 891 /* *                    SCC timer functions                           * */
 892 /* ******************************************************************** */
 893
 894
 895 /* ----> scc_key_trx sets the time constant for the baudrate
 896          generator and keys the transmitter                  <---- */
 897
 898 static void scc_key_trx(struct scc_channel *scc, char tx)
 899 {
 900         unsigned int time_const;
 901
 902         if (scc->brand & PRIMUS)
 903                 Outb(scc->ctrl + 4, scc->option | (tx? 0x80 : 0));
 904
 905         if (scc->modem.speed < 300)
 906                 scc->modem.speed = 1200;
 907
 908         time_const = (unsigned) (scc->clock / (scc->modem.speed * (tx? 2:64))) - 2;
 909
 910         disable_irq(scc->irq);
 911
 912         if (tx)
 913         {
 914                 or(scc, R1, TxINT_ENAB);        /* t_maxkeyup may have reset these */
 915                 or(scc, R15, TxUIE);
 916         }
 917
 918         if (scc->modem.clocksrc == CLK_DPLL)
 919         {                               /* force simplex operation */
 920                 if (tx)
 921                 {
 922 #ifdef CONFIG_SCC_TRXECHO
 923                         cl(scc, R3, RxENABLE|ENT_HM);   /* switch off receiver */
 924                         cl(scc, R15, DCDIE|SYNCIE);     /* No DCD changes, please */
 925 #endif
 926                         set_brg(scc, time_const);       /* reprogram baudrate generator */
 927
 928                         /* DPLL -> Rx clk, BRG -> Tx CLK, TRxC mode output, TRxC = BRG */
 929                         wr(scc, R11, RCDPLL|TCBR|TRxCOI|TRxCBR);
 930
 931                         /* By popular demand: tx_inhibit */
 932                         if (scc->kiss.tx_inhibit)
 933                         {
 934                                 or(scc,R5, TxENAB);
 935                                 scc->wreg[R5] |= RTS;
 936                         } else {
 937                                 or(scc,R5,RTS|TxENAB);  /* set the RTS line and enable TX */
 938                         }
 939                 } else {
 940                         cl(scc,R5,RTS|TxENAB);
 941
 942                         set_brg(scc, time_const);       /* reprogram baudrate generator */
 943
 944                         /* DPLL -> Rx clk, DPLL -> Tx CLK, TRxC mode output, TRxC = DPLL */
 945                         wr(scc, R11, RCDPLL|TCDPLL|TRxCOI|TRxCDP);
 946
 947 #ifndef CONFIG_SCC_TRXECHO
 948                         if (scc->kiss.softdcd)
 949 #endif
 950                         {
 951                                 or(scc,R15, scc->kiss.softdcd? SYNCIE:DCDIE);
 952                                 start_hunt(scc);
 953                         }
 954                 }
 955         } else {
 956                 if (tx)
 957                 {
 958 #ifdef CONFIG_SCC_TRXECHO
 959                         if (scc->kiss.fulldup == KISS_DUPLEX_HALF)
 960                         {
 961                                 cl(scc, R3, RxENABLE);
 962                                 cl(scc, R15, DCDIE|SYNCIE);
 963                         }
 964 #endif
 965
 966                         if (scc->kiss.tx_inhibit)
 967                         {
 968                                 or(scc,R5, TxENAB);
 969                                 scc->wreg[R5] |= RTS;
 970                         } else {
 971                                 or(scc,R5,RTS|TxENAB);  /* enable tx */
 972                         }
 973                 } else {
 974                         cl(scc,R5,RTS|TxENAB);          /* disable tx */
 975
 976                         if ((scc->kiss.fulldup == KISS_DUPLEX_HALF) &&
 977 #ifndef CONFIG_SCC_TRXECHO
 978                             scc->kiss.softdcd)
 979 #else
 980                             1)
 981 #endif
 982                         {
 983                                 or(scc, R15, scc->kiss.softdcd? SYNCIE:DCDIE);
 984                                 start_hunt(scc);
 985                         }
 986                 }
 987         }
 988
 989         enable_irq(scc->irq);
 990 }
 991
 992
 993 /* ----> SCC timer interrupt handler and friends. <---- */
 994
 995 static void __scc_start_tx_timer(struct scc_channel *scc, void (*handler)(unsigned long), unsigned long when)
 996 {
 997         del_timer(&scc->tx_t);
 998
 999         if (when == 0)
1000         {
1001                 handler((unsigned long) scc);
1002         } else
1003         if (when != TIMER_OFF)
1004         {
1005                 scc->tx_t.data = (unsigned long) scc;
1006                 scc->tx_t.function = handler;
1007                 scc->tx_t.expires = jiffies + (when*HZ)/100;
1008                 add_timer(&scc->tx_t);
1009         }
1010 }
1011
1012 static void scc_start_tx_timer(struct scc_channel *scc, void (*handler)(unsigned long), unsigned long when)
1013 {
1014         unsigned long flags;
1015
1016         spin_lock_irqsave(&scc->lock, flags);
1017         __scc_start_tx_timer(scc, handler, when);
1018         spin_unlock_irqrestore(&scc->lock, flags);
1019 }
1020
1021 static void scc_start_defer(struct scc_channel *scc)
1022 {
1023         unsigned long flags;
1024
1025         spin_lock_irqsave(&scc->lock, flags);
1026         del_timer(&scc->tx_wdog);
1027
1028         if (scc->kiss.maxdefer != 0 && scc->kiss.maxdefer != TIMER_OFF)
1029         {
1030                 scc->tx_wdog.data = (unsigned long) scc;
1031                 scc->tx_wdog.function = t_busy;
1032                 scc->tx_wdog.expires = jiffies + HZ*scc->kiss.maxdefer;
1033                 add_timer(&scc->tx_wdog);
1034         }
1035         spin_unlock_irqrestore(&scc->lock, flags);
1036 }
1037
1038 static void scc_start_maxkeyup(struct scc_channel *scc)
1039 {
1040         unsigned long flags;
1041
1042         spin_lock_irqsave(&scc->lock, flags);
1043         del_timer(&scc->tx_wdog);
1044
1045         if (scc->kiss.maxkeyup != 0 && scc->kiss.maxkeyup != TIMER_OFF)
1046         {
1047                 scc->tx_wdog.data = (unsigned long) scc;
1048                 scc->tx_wdog.function = t_maxkeyup;
1049                 scc->tx_wdog.expires = jiffies + HZ*scc->kiss.maxkeyup;
1050                 add_timer(&scc->tx_wdog);
1051         }
1052         spin_unlock_irqrestore(&scc->lock, flags);
1053 }
1054
1055 /*
1056  * This is called from scc_txint() when there are no more frames to send.
1057  * Not exactly a timer function, but it is a close friend of the family...
1058  */
1059
1060 static void scc_tx_done(struct scc_channel *scc)
1061 {
1062         /*
1063          * trx remains keyed in fulldup mode 2 until t_idle expires.
1064          */
1065
1066         switch (scc->kiss.fulldup)
1067         {
1068                 case KISS_DUPLEX_LINK:
1069                         scc->stat.tx_state = TXS_IDLE2;
1070                         if (scc->kiss.idletime != TIMER_OFF)
1071                         scc_start_tx_timer(scc, t_idle, scc->kiss.idletime*100);
1072                         break;
1073                 case KISS_DUPLEX_OPTIMA:
1074                         scc_notify(scc, HWEV_ALL_SENT);
1075                         break;
1076                 default:
1077                         scc->stat.tx_state = TXS_BUSY;
1078                         scc_start_tx_timer(scc, t_tail, scc->kiss.tailtime);
1079         }
1080
1081         netif_wake_queue(scc->dev);
1082 }
1083
1084
1085 static unsigned char Rand = 17;
1086
1087 static inline int is_grouped(struct scc_channel *scc)
1088 {
1089         int k;
1090         struct scc_channel *scc2;
1091         unsigned char grp1, grp2;
1092
1093         grp1 = scc->kiss.group;
1094
1095         for (k = 0; k < (Nchips * 2); k++)
1096         {
1097                 scc2 = &SCC_Info[k];
1098                 grp2 = scc2->kiss.group;
1099
1100                 if (scc2 == scc || !(scc2->dev && grp2))
1101                         continue;
1102
1103                 if ((grp1 & 0x3f) == (grp2 & 0x3f))
1104                 {
1105                         if ( (grp1 & TXGROUP) && (scc2->wreg[R5] & RTS) )
1106                                 return 1;
1107
1108                         if ( (grp1 & RXGROUP) && scc2->dcd )
1109                                 return 1;
1110                 }
1111         }
1112         return 0;
1113 }
1114
1115 /* DWAIT and SLOTTIME expired
1116  *
1117  * fulldup == 0:  DCD is active or Rand > P-persistence: start t_busy timer
1118  *                else key trx and start txdelay
1119  * fulldup == 1:  key trx and start txdelay
1120  * fulldup == 2:  mintime expired, reset status or key trx and start txdelay
1121  */
1122
1123 static void t_dwait(unsigned long channel)
1124 {
1125         struct scc_channel *scc = (struct scc_channel *) channel;
1126
1127         if (scc->stat.tx_state == TXS_WAIT)     /* maxkeyup or idle timeout */
1128         {
1129                 if (skb_queue_empty(&scc->tx_queue)) {  /* nothing to send */
1130                         scc->stat.tx_state = TXS_IDLE;
1131                         netif_wake_queue(scc->dev);     /* t_maxkeyup locked it. */
1132                         return;
1133                 }
1134
1135                 scc->stat.tx_state = TXS_BUSY;
1136         }
1137
1138         if (scc->kiss.fulldup == KISS_DUPLEX_HALF)
1139         {
1140                 Rand = Rand * 17 + 31;
1141
1142                 if (scc->dcd || (scc->kiss.persist) < Rand || (scc->kiss.group && is_grouped(scc)) )
1143                 {
1144                         scc_start_defer(scc);
1145                         scc_start_tx_timer(scc, t_dwait, scc->kiss.slottime);
1146                         return ;
1147                 }
1148         }
1149
1150         if ( !(scc->wreg[R5] & RTS) )
1151         {
1152                 scc_key_trx(scc, TX_ON);
1153                 scc_start_tx_timer(scc, t_txdelay, scc->kiss.txdelay);
1154         } else {
1155                 scc_start_tx_timer(scc, t_txdelay, 0);
1156         }
1157 }
1158
1159
1160 /* TXDELAY expired
1161  *
1162  * kick transmission by a fake scc_txint(scc), start 'maxkeyup' watchdog.
1163  */
1164
1165 static void t_txdelay(unsigned long channel)
1166 {
1167         struct scc_channel *scc = (struct scc_channel *) channel;
1168
1169         scc_start_maxkeyup(scc);
1170
1171         if (scc->tx_buff == NULL)
1172         {
1173                 disable_irq(scc->irq);
1174                 scc_txint(scc);
1175                 enable_irq(scc->irq);
1176         }
1177 }
1178
1179
1180 /* TAILTIME expired
1181  *
1182  * switch off transmitter. If we were stopped by Maxkeyup restart
1183  * transmission after 'mintime' seconds
1184  */
1185
1186 static void t_tail(unsigned long channel)
1187 {
1188         struct scc_channel *scc = (struct scc_channel *) channel;
1189         unsigned long flags;
1190
1191         spin_lock_irqsave(&scc->lock, flags);
1192         del_timer(&scc->tx_wdog);
1193         scc_key_trx(scc, TX_OFF);
1194         spin_unlock_irqrestore(&scc->lock, flags);
1195
1196         if (scc->stat.tx_state == TXS_TIMEOUT)          /* we had a timeout? */
1197         {
1198                 scc->stat.tx_state = TXS_WAIT;
1199                 scc_start_tx_timer(scc, t_dwait, scc->kiss.mintime*100);
1200                 return;
1201         }
1202
1203         scc->stat.tx_state = TXS_IDLE;
1204         netif_wake_queue(scc->dev);
1205 }
1206
1207
1208 /* BUSY timeout
1209  *
1210  * throw away send buffers if DCD remains active too long.
1211  */
1212
1213 static void t_busy(unsigned long channel)
1214 {
1215         struct scc_channel *scc = (struct scc_channel *) channel;
1216
1217         del_timer(&scc->tx_t);
1218         netif_stop_queue(scc->dev);     /* don't pile on the wabbit! */
1219
1220         scc_discard_buffers(scc);
1221         scc->stat.txerrs++;
1222         scc->stat.tx_state = TXS_IDLE;
1223
1224         netif_wake_queue(scc->dev);
1225 }
1226
1227 /* MAXKEYUP timeout
1228  *
1229  * this is our watchdog.
1230  */
1231
1232 static void t_maxkeyup(unsigned long channel)
1233 {
1234         struct scc_channel *scc = (struct scc_channel *) channel;
1235         unsigned long flags;
1236
1237         spin_lock_irqsave(&scc->lock, flags);
1238         /*
1239          * let things settle down before we start to
1240          * accept new data.
1241          */
1242
1243         netif_stop_queue(scc->dev);
1244         scc_discard_buffers(scc);
1245
1246         del_timer(&scc->tx_t);
1247
1248         cl(scc, R1, TxINT_ENAB);        /* force an ABORT, but don't */
1249         cl(scc, R15, TxUIE);            /* count it. */
1250         OutReg(scc->ctrl, R0, RES_Tx_P);
1251
1252         spin_unlock_irqrestore(&scc->lock, flags);
1253
1254         scc->stat.txerrs++;
1255         scc->stat.tx_state = TXS_TIMEOUT;
1256         scc_start_tx_timer(scc, t_tail, scc->kiss.tailtime);
1257 }
1258
1259 /* IDLE timeout
1260  *
1261  * in fulldup mode 2 it keys down the transmitter after 'idle' seconds
1262  * of inactivity. We will not restart transmission before 'mintime'
1263  * expires.
1264  */
1265
1266 static void t_idle(unsigned long channel)
1267 {
1268         struct scc_channel *scc = (struct scc_channel *) channel;
1269
1270         del_timer(&scc->tx_wdog);
1271
1272         scc_key_trx(scc, TX_OFF);
1273         if(scc->kiss.mintime)
1274                 scc_start_tx_timer(scc, t_dwait, scc->kiss.mintime*100);
1275         scc->stat.tx_state = TXS_WAIT;
1276 }
1277
1278 static void scc_init_timer(struct scc_channel *scc)
1279 {
1280         unsigned long flags;
1281
1282         spin_lock_irqsave(&scc->lock, flags);
1283         scc->stat.tx_state = TXS_IDLE;
1284         spin_unlock_irqrestore(&scc->lock, flags);
1285 }
1286
1287
1288 /* ******************************************************************** */
1289 /* *                    Set/get L1 parameters                         * */
1290 /* ******************************************************************** */
1291
1292
1293 /*
1294  * this will set the "hardware" parameters through KISS commands or ioctl()
1295  */
1296
1297 #define CAST(x) (unsigned long)(x)
1298
1299 static unsigned int scc_set_param(struct scc_channel *scc, unsigned int cmd, unsigned int arg)
1300 {
1301         switch (cmd)
1302         {
1303                 case PARAM_TXDELAY:     scc->kiss.txdelay=arg;          break;
1304                 case PARAM_PERSIST:     scc->kiss.persist=arg;          break;
1305                 case PARAM_SLOTTIME:    scc->kiss.slottime=arg;         break;
1306                 case PARAM_TXTAIL:      scc->kiss.tailtime=arg;         break;
1307                 case PARAM_FULLDUP:     scc->kiss.fulldup=arg;          break;
1308                 case PARAM_DTR:         break; /* does someone need this? */
1309                 case PARAM_GROUP:       scc->kiss.group=arg;            break;
1310                 case PARAM_IDLE:        scc->kiss.idletime=arg;         break;
1311                 case PARAM_MIN:         scc->kiss.mintime=arg;          break;
1312                 case PARAM_MAXKEY:      scc->kiss.maxkeyup=arg;         break;
1313                 case PARAM_WAIT:        scc->kiss.waittime=arg;         break;
1314                 case PARAM_MAXDEFER:    scc->kiss.maxdefer=arg;         break;
1315                 case PARAM_TX:          scc->kiss.tx_inhibit=arg;       break;
1316
1317                 case PARAM_SOFTDCD:
1318                         scc->kiss.softdcd=arg;
1319                         if (arg)
1320                         {
1321                                 or(scc, R15, SYNCIE);
1322                                 cl(scc, R15, DCDIE);
1323                                 start_hunt(scc);
1324                         } else {
1325                                 or(scc, R15, DCDIE);
1326                                 cl(scc, R15, SYNCIE);
1327                         }
1328                         break;
1329
1330                 case PARAM_SPEED:
1331                         if (arg < 256)
1332                                 scc->modem.speed=arg*100;
1333                         else
1334                                 scc->modem.speed=arg;
1335
1336                         if (scc->stat.tx_state == 0)    /* only switch baudrate on rx... ;-) */
1337                                 set_speed(scc);
1338                         break;
1339
1340                 case PARAM_RTS:
1341                         if ( !(scc->wreg[R5] & RTS) )
1342                         {
1343                                 if (arg != TX_OFF)
1344                                         scc_key_trx(scc, TX_ON);
1345                                         scc_start_tx_timer(scc, t_txdelay, scc->kiss.txdelay);
1346                         } else {
1347                                 if (arg == TX_OFF)
1348                                 {
1349                                         scc->stat.tx_state = TXS_BUSY;
1350                                         scc_start_tx_timer(scc, t_tail, scc->kiss.tailtime);
1351                                 }
1352                         }
1353                         break;
1354
1355                 case PARAM_HWEVENT:
1356                         scc_notify(scc, scc->dcd? HWEV_DCD_ON:HWEV_DCD_OFF);
1357                         break;
1358
1359                 default:                return -EINVAL;
1360         }
1361
1362         return 0;
1363 }
1364
1365
1366
1367 static unsigned long scc_get_param(struct scc_channel *scc, unsigned int cmd)
1368 {
1369         switch (cmd)
1370         {
1371                 case PARAM_TXDELAY:     return CAST(scc->kiss.txdelay);
1372                 case PARAM_PERSIST:     return CAST(scc->kiss.persist);
1373                 case PARAM_SLOTTIME:    return CAST(scc->kiss.slottime);
1374                 case PARAM_TXTAIL:      return CAST(scc->kiss.tailtime);
1375                 case PARAM_FULLDUP:     return CAST(scc->kiss.fulldup);
1376                 case PARAM_SOFTDCD:     return CAST(scc->kiss.softdcd);
1377                 case PARAM_DTR:         return CAST((scc->wreg[R5] & DTR)? 1:0);
1378                 case PARAM_RTS:         return CAST((scc->wreg[R5] & RTS)? 1:0);
1379                 case PARAM_SPEED:       return CAST(scc->modem.speed);
1380                 case PARAM_GROUP:       return CAST(scc->kiss.group);
1381                 case PARAM_IDLE:        return CAST(scc->kiss.idletime);
1382                 case PARAM_MIN:         return CAST(scc->kiss.mintime);
1383                 case PARAM_MAXKEY:      return CAST(scc->kiss.maxkeyup);
1384                 case PARAM_WAIT:        return CAST(scc->kiss.waittime);
1385                 case PARAM_MAXDEFER:    return CAST(scc->kiss.maxdefer);
1386                 case PARAM_TX:          return CAST(scc->kiss.tx_inhibit);
1387                 default:                return NO_SUCH_PARAM;
1388         }
1389
1390 }
1391
1392 #undef CAST
1393
1394 /* ******************************************************************* */
1395 /* *                    Send calibration pattern                     * */
1396 /* ******************************************************************* */
1397
1398 static void scc_stop_calibrate(unsigned long channel)
1399 {
1400         struct scc_channel *scc = (struct scc_channel *) channel;
1401         unsigned long flags;
1402
1403         spin_lock_irqsave(&scc->lock, flags);
1404         del_timer(&scc->tx_wdog);
1405         scc_key_trx(scc, TX_OFF);
1406         wr(scc, R6, 0);
1407         wr(scc, R7, FLAG);
1408         Outb(scc->ctrl,RES_EXT_INT);    /* reset ext/status interrupts */
1409         Outb(scc->ctrl,RES_EXT_INT);
1410
1411         netif_wake_queue(scc->dev);
1412         spin_unlock_irqrestore(&scc->lock, flags);
1413 }
1414
1415
1416 static void
1417 scc_start_calibrate(struct scc_channel *scc, int duration, unsigned char pattern)
1418 {
1419         unsigned long flags;
1420
1421         spin_lock_irqsave(&scc->lock, flags);
1422         netif_stop_queue(scc->dev);
1423         scc_discard_buffers(scc);
1424
1425         del_timer(&scc->tx_wdog);
1426
1427         scc->tx_wdog.data = (unsigned long) scc;
1428         scc->tx_wdog.function = scc_stop_calibrate;
1429         scc->tx_wdog.expires = jiffies + HZ*duration;
1430         add_timer(&scc->tx_wdog);
1431
1432         /* This doesn't seem to work. Why not? */
1433         wr(scc, R6, 0);
1434         wr(scc, R7, pattern);
1435
1436         /*
1437          * Don't know if this works.
1438          * Damn, where is my Z8530 programming manual...?
1439          */
1440
1441         Outb(scc->ctrl,RES_EXT_INT);    /* reset ext/status interrupts */
1442         Outb(scc->ctrl,RES_EXT_INT);
1443
1444         scc_key_trx(scc, TX_ON);
1445         spin_unlock_irqrestore(&scc->lock, flags);
1446 }
1447
1448 /* ******************************************************************* */
1449 /* *            Init channel structures, special HW, etc...          * */
1450 /* ******************************************************************* */
1451
1452 /*
1453  * Reset the Z8530s and setup special hardware
1454  */
1455
1456 static void z8530_init(void)
1457 {
1458         struct scc_channel *scc;
1459         int chip, k;
1460         unsigned long flags;
1461         char *flag;
1462
1463
1464         printk(KERN_INFO "Init Z8530 driver: %u channels, IRQ", Nchips*2);
1465
1466         flag=" ";
1467         for (k = 0; k < NR_IRQS; k++)
1468                 if (Ivec[k].used)
1469                 {
1470                         printk("%s%d", flag, k);
1471                         flag=",";
1472                 }
1473         printk("\n");
1474
1475
1476         /* reset and pre-init all chips in the system */
1477         for (chip = 0; chip < Nchips; chip++)
1478         {
1479                 scc=&SCC_Info[2*chip];
1480                 if (!scc->ctrl) continue;
1481
1482                 /* Special SCC cards */
1483
1484                 if(scc->brand & EAGLE)                  /* this is an EAGLE card */
1485                         Outb(scc->special,0x08);        /* enable interrupt on the board */
1486
1487                 if(scc->brand & (PC100 | PRIMUS))       /* this is a PC100/PRIMUS card */
1488                         Outb(scc->special,scc->option); /* set the MODEM mode (0x22) */
1489
1490
1491                 /* Reset and pre-init Z8530 */
1492
1493                 spin_lock_irqsave(&scc->lock, flags);
1494
1495                 Outb(scc->ctrl, 0);
1496                 OutReg(scc->ctrl,R9,FHWRES);            /* force hardware reset */
1497                 udelay(100);                            /* give it 'a bit' more time than required */
1498                 wr(scc, R2, chip*16);                   /* interrupt vector */
1499                 wr(scc, R9, VIS);                       /* vector includes status */
1500                 spin_unlock_irqrestore(&scc->lock, flags);
1501         }
1502
1503
1504         Driver_Initialized = 1;
1505 }
1506
1507 /*
1508  * Allocate device structure, err, instance, and register driver
1509  */
1510
1511 static int scc_net_alloc(const char *name, struct scc_channel *scc)
1512 {
1513         int err;
1514         struct net_device *dev;
1515
1516         dev = alloc_netdev(0, name, scc_net_setup);
1517         if (!dev)
1518                 return -ENOMEM;
1519
1520         dev->priv = scc;
1521         scc->dev = dev;
1522         spin_lock_init(&scc->lock);
1523         init_timer(&scc->tx_t);
1524         init_timer(&scc->tx_wdog);
1525
1526         err = register_netdevice(dev);
1527         if (err) {
1528                 printk(KERN_ERR "%s: can't register network device (%d)\n",
1529                        name, err);
1530                 free_netdev(dev);
1531                 scc->dev = NULL;
1532                 return err;
1533         }
1534
1535         return 0;
1536 }
1537
1538
1539
1540 /* ******************************************************************** */
1541 /* *                        Network driver methods                    * */
1542 /* ******************************************************************** */
1543
1544 static unsigned char ax25_bcast[AX25_ADDR_LEN] =
1545 {'Q' << 1, 'S' << 1, 'T' << 1, ' ' << 1, ' ' << 1, ' ' << 1, '0' << 1};
1546 static unsigned char ax25_nocall[AX25_ADDR_LEN] =
1547 {'L' << 1, 'I' << 1, 'N' << 1, 'U' << 1, 'X' << 1, ' ' << 1, '1' << 1};
1548
1549 /* ----> Initialize device <----- */
1550
1551 static void scc_net_setup(struct net_device *dev)
1552 {
1553         dev->tx_queue_len    = 16;      /* should be enough... */
1554
1555         dev->open            = scc_net_open;
1556         dev->stop            = scc_net_close;
1557
1558         dev->hard_start_xmit = scc_net_tx;
1559         dev->hard_header     = ax25_hard_header;
1560         dev->rebuild_header  = ax25_rebuild_header;
1561         dev->set_mac_address = scc_net_set_mac_address;
1562         dev->get_stats       = scc_net_get_stats;
1563         dev->do_ioctl        = scc_net_ioctl;
1564         dev->tx_timeout      = NULL;
1565
1566         memcpy(dev->broadcast, ax25_bcast,  AX25_ADDR_LEN);
1567         memcpy(dev->dev_addr,  ax25_nocall, AX25_ADDR_LEN);
1568
1569         dev->flags      = 0;
1570
1571         dev->type = ARPHRD_AX25;
1572         dev->hard_header_len = AX25_MAX_HEADER_LEN + AX25_BPQ_HEADER_LEN;
1573         dev->mtu = AX25_DEF_PACLEN;
1574         dev->addr_len = AX25_ADDR_LEN;
1575
1576 }
1577
1578 /* ----> open network device <---- */
1579
1580 static int scc_net_open(struct net_device *dev)
1581 {
1582         struct scc_channel *scc = (struct scc_channel *) dev->priv;
1583
1584         if (!scc->init)
1585                 return -EINVAL;
1586
1587         scc->tx_buff = NULL;
1588         skb_queue_head_init(&scc->tx_queue);
1589
1590         init_channel(scc);
1591
1592         netif_start_queue(dev);
1593         return 0;
1594 }
1595
1596 /* ----> close network device <---- */
1597
1598 static int scc_net_close(struct net_device *dev)
1599 {
1600         struct scc_channel *scc = (struct scc_channel *) dev->priv;
1601         unsigned long flags;
1602
1603         netif_stop_queue(dev);
1604
1605         spin_lock_irqsave(&scc->lock, flags);
1606         Outb(scc->ctrl,0);              /* Make sure pointer is written */
1607         wr(scc,R1,0);                   /* disable interrupts */
1608         wr(scc,R3,0);
1609         spin_unlock_irqrestore(&scc->lock, flags);
1610
1611         del_timer_sync(&scc->tx_t);
1612         del_timer_sync(&scc->tx_wdog);
1613
1614         scc_discard_buffers(scc);
1615
1616         return 0;
1617 }
1618
1619 /* ----> receive frame, called from scc_rxint() <---- */
1620
1621 static void scc_net_rx(struct scc_channel *scc, struct sk_buff *skb)
1622 {
1623         if (skb->len == 0) {
1624                 dev_kfree_skb_irq(skb);
1625                 return;
1626         }
1627
1628         scc->dev_stat.rx_packets++;
1629         scc->dev_stat.rx_bytes += skb->len;
1630
1631         skb->protocol = ax25_type_trans(skb, scc->dev);
1632
1633         netif_rx(skb);
1634         scc->dev->last_rx = jiffies;
1635         return;
1636 }
1637
1638 /* ----> transmit frame <---- */
1639
1640 static int scc_net_tx(struct sk_buff *skb, struct net_device *dev)
1641 {
1642         struct scc_channel *scc = (struct scc_channel *) dev->priv;
1643         unsigned long flags;
1644         char kisscmd;
1645
1646         if (skb->len > scc->stat.bufsize || skb->len < 2) {
1647                 scc->dev_stat.tx_dropped++;     /* bogus frame */
1648                 dev_kfree_skb(skb);
1649                 return 0;
1650         }
1651
1652         scc->dev_stat.tx_packets++;
1653         scc->dev_stat.tx_bytes += skb->len;
1654         scc->stat.txframes++;
1655
1656         kisscmd = *skb->data & 0x1f;
1657         skb_pull(skb, 1);
1658
1659         if (kisscmd) {
1660                 scc_set_param(scc, kisscmd, *skb->data);
1661                 dev_kfree_skb(skb);
1662                 return 0;
1663         }
1664
1665         spin_lock_irqsave(&scc->lock, flags);
1666
1667         if (skb_queue_len(&scc->tx_queue) > scc->dev->tx_queue_len) {
1668                 struct sk_buff *skb_del;
1669                 skb_del = skb_dequeue(&scc->tx_queue);
1670                 dev_kfree_skb(skb_del);
1671         }
1672         skb_queue_tail(&scc->tx_queue, skb);
1673         dev->trans_start = jiffies;
1674
1675
1676         /*
1677          * Start transmission if the trx state is idle or
1678          * t_idle hasn't expired yet. Use dwait/persistence/slottime
1679          * algorithm for normal halfduplex operation.
1680          */
1681
1682         if(scc->stat.tx_state == TXS_IDLE || scc->stat.tx_state == TXS_IDLE2) {
1683                 scc->stat.tx_state = TXS_BUSY;
1684                 if (scc->kiss.fulldup == KISS_DUPLEX_HALF)
1685                         __scc_start_tx_timer(scc, t_dwait, scc->kiss.waittime);
1686                 else
1687                         __scc_start_tx_timer(scc, t_dwait, 0);
1688         }
1689         spin_unlock_irqrestore(&scc->lock, flags);
1690         return 0;
1691 }
1692
1693 /* ----> ioctl functions <---- */
1694
1695 /*
1696  * SIOCSCCCFG           - configure driver      arg: (struct scc_hw_config *) arg
1697  * SIOCSCCINI           - initialize driver     arg: ---
1698  * SIOCSCCCHANINI       - initialize channel    arg: (struct scc_modem *) arg
1699  * SIOCSCCSMEM          - set memory            arg: (struct scc_mem_config *) arg
1700  * SIOCSCCGKISS         - get level 1 parameter arg: (struct scc_kiss_cmd *) arg
1701  * SIOCSCCSKISS         - set level 1 parameter arg: (struct scc_kiss_cmd *) arg
1702  * SIOCSCCGSTAT         - get driver status     arg: (struct scc_stat *) arg
1703  * SIOCSCCCAL           - send calib. pattern   arg: (struct scc_calibrate *) arg
1704  */
1705
1706 static int scc_net_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1707 {
1708         struct scc_kiss_cmd kiss_cmd;
1709         struct scc_mem_config memcfg;
1710         struct scc_hw_config hwcfg;
1711         struct scc_calibrate cal;
1712         struct scc_channel *scc = (struct scc_channel *) dev->priv;
1713         int chan;
1714         unsigned char device_name[IFNAMSIZ];
1715         void __user *arg = ifr->ifr_data;
1716
1717
1718         if (!Driver_Initialized)
1719         {
1720                 if (cmd == SIOCSCCCFG)
1721                 {
1722                         int found = 1;
1723
1724                         if (!capable(CAP_SYS_RAWIO)) return -EPERM;
1725                         if (!arg) return -EFAULT;
1726
1727                         if (Nchips >= SCC_MAXCHIPS)
1728                                 return -EINVAL;
1729
1730                         if (copy_from_user(&hwcfg, arg, sizeof(hwcfg)))
1731                                 return -EFAULT;
1732
1733                         if (hwcfg.irq == 2) hwcfg.irq = 9;
1734
1735                         if (hwcfg.irq < 0 || hwcfg.irq >= NR_IRQS)
1736                                 return -EINVAL;
1737
1738                         if (!Ivec[hwcfg.irq].used && hwcfg.irq)
1739                         {
1740                                 if (request_irq(hwcfg.irq, scc_isr, SA_INTERRUPT, "AX.25 SCC", NULL))
1741                                         printk(KERN_WARNING "z8530drv: warning, cannot get IRQ %d\n", hwcfg.irq);
1742                                 else
1743                                         Ivec[hwcfg.irq].used = 1;
1744                         }
1745
1746                         if (hwcfg.vector_latch && !Vector_Latch) {
1747                                 if (!request_region(hwcfg.vector_latch, 1, "scc vector latch"))
1748                                         printk(KERN_WARNING "z8530drv: warning, cannot reserve vector latch port 0x%lx\n, disabled.", hwcfg.vector_latch);
1749                                 else
1750                                         Vector_Latch = hwcfg.vector_latch;
1751                         }
1752
1753                         if (hwcfg.clock == 0)
1754                                 hwcfg.clock = SCC_DEFAULT_CLOCK;
1755
1756 #ifndef SCC_DONT_CHECK
1757
1758                         if(request_region(hwcfg.ctrl_a, 1, "scc-probe"))
1759                         {
1760                                 disable_irq(hwcfg.irq);
1761                                 Outb(hwcfg.ctrl_a, 0);
1762                                 OutReg(hwcfg.ctrl_a, R9, FHWRES);
1763                                 udelay(100);
1764                                 OutReg(hwcfg.ctrl_a,R13,0x55);          /* is this chip really there? */
1765                                 udelay(5);
1766
1767                                 if (InReg(hwcfg.ctrl_a,R13) != 0x55)
1768                                         found = 0;
1769                                 enable_irq(hwcfg.irq);
1770                                 release_region(hwcfg.ctrl_a, 1);
1771                         }
1772                         else
1773                                 found = 0;
1774 #endif
1775
1776                         if (found)
1777                         {
1778                                 SCC_Info[2*Nchips  ].ctrl = hwcfg.ctrl_a;
1779                                 SCC_Info[2*Nchips  ].data = hwcfg.data_a;
1780                                 SCC_Info[2*Nchips  ].irq  = hwcfg.irq;
1781                                 SCC_Info[2*Nchips+1].ctrl = hwcfg.ctrl_b;
1782                                 SCC_Info[2*Nchips+1].data = hwcfg.data_b;
1783                                 SCC_Info[2*Nchips+1].irq  = hwcfg.irq;
1784
1785                                 SCC_ctrl[Nchips].chan_A = hwcfg.ctrl_a;
1786                                 SCC_ctrl[Nchips].chan_B = hwcfg.ctrl_b;
1787                                 SCC_ctrl[Nchips].irq    = hwcfg.irq;
1788                         }
1789
1790
1791                         for (chan = 0; chan < 2; chan++)
1792                         {
1793                                 sprintf(device_name, "%s%i", SCC_DriverName, 2*Nchips+chan);
1794
1795                                 SCC_Info[2*Nchips+chan].special = hwcfg.special;
1796                                 SCC_Info[2*Nchips+chan].clock = hwcfg.clock;
1797                                 SCC_Info[2*Nchips+chan].brand = hwcfg.brand;
1798                                 SCC_Info[2*Nchips+chan].option = hwcfg.option;
1799                                 SCC_Info[2*Nchips+chan].enhanced = hwcfg.escc;
1800
1801 #ifdef SCC_DONT_CHECK
1802                                 printk(KERN_INFO "%s: data port = 0x%3.3x  control port = 0x%3.3x\n",
1803                                         device_name,
1804                                         SCC_Info[2*Nchips+chan].data,
1805                                         SCC_Info[2*Nchips+chan].ctrl);
1806
1807 #else
1808                                 printk(KERN_INFO "%s: data port = 0x%3.3lx  control port = 0x%3.3lx -- %s\n",
1809                                         device_name,
1810                                         chan? hwcfg.data_b : hwcfg.data_a,
1811                                         chan? hwcfg.ctrl_b : hwcfg.ctrl_a,
1812                                         found? "found" : "missing");
1813 #endif
1814
1815                                 if (found)
1816                                 {
1817                                         request_region(SCC_Info[2*Nchips+chan].ctrl, 1, "scc ctrl");
1818                                         request_region(SCC_Info[2*Nchips+chan].data, 1, "scc data");
1819                                         if (Nchips+chan != 0 &&
1820                                             scc_net_alloc(device_name,
1821                                                           &SCC_Info[2*Nchips+chan]))
1822                                             return -EINVAL;
1823                                 }
1824                         }
1825
1826                         if (found) Nchips++;
1827
1828                         return 0;
1829                 }
1830
1831                 if (cmd == SIOCSCCINI)
1832                 {
1833                         if (!capable(CAP_SYS_RAWIO))
1834                                 return -EPERM;
1835
1836                         if (Nchips == 0)
1837                                 return -EINVAL;
1838
1839                         z8530_init();
1840                         return 0;
1841                 }
1842
1843                 return -EINVAL; /* confuse the user */
1844         }
1845
1846         if (!scc->init)
1847         {
1848                 if (cmd == SIOCSCCCHANINI)
1849                 {
1850                         if (!capable(CAP_NET_ADMIN)) return -EPERM;
1851                         if (!arg) return -EINVAL;
1852
1853                         scc->stat.bufsize   = SCC_BUFSIZE;
1854
1855                         if (copy_from_user(&scc->modem, arg, sizeof(struct scc_modem)))
1856                                 return -EINVAL;
1857
1858                         /* default KISS Params */
1859
1860                         if (scc->modem.speed < 4800)
1861                         {
1862                                 scc->kiss.txdelay = 36;         /* 360 ms */
1863                                 scc->kiss.persist = 42;         /* 25% persistence */                   /* was 25 */
1864                                 scc->kiss.slottime = 16;        /* 160 ms */
1865                                 scc->kiss.tailtime = 4;         /* minimal reasonable value */
1866                                 scc->kiss.fulldup = 0;          /* CSMA */
1867                                 scc->kiss.waittime = 50;        /* 500 ms */
1868                                 scc->kiss.maxkeyup = 10;        /* 10 s */
1869                                 scc->kiss.mintime = 3;          /* 3 s */
1870                                 scc->kiss.idletime = 30;        /* 30 s */
1871                                 scc->kiss.maxdefer = 120;       /* 2 min */
1872                                 scc->kiss.softdcd = 0;          /* hardware dcd */
1873                         } else {
1874                                 scc->kiss.txdelay = 10;         /* 100 ms */
1875                                 scc->kiss.persist = 64;         /* 25% persistence */                   /* was 25 */
1876                                 scc->kiss.slottime = 8;         /* 160 ms */
1877                                 scc->kiss.tailtime = 1;         /* minimal reasonable value */
1878                                 scc->kiss.fulldup = 0;          /* CSMA */
1879                                 scc->kiss.waittime = 50;        /* 500 ms */
1880                                 scc->kiss.maxkeyup = 7;         /* 7 s */
1881                                 scc->kiss.mintime = 3;          /* 3 s */
1882                                 scc->kiss.idletime = 30;        /* 30 s */
1883                                 scc->kiss.maxdefer = 120;       /* 2 min */
1884                                 scc->kiss.softdcd = 0;          /* hardware dcd */
1885                         }
1886
1887                         scc->tx_buff = NULL;
1888                         skb_queue_head_init(&scc->tx_queue);
1889                         scc->init = 1;
1890
1891                         return 0;
1892                 }
1893
1894                 return -EINVAL;
1895         }
1896
1897         switch(cmd)
1898         {
1899                 case SIOCSCCRESERVED:
1900                         return -ENOIOCTLCMD;
1901
1902                 case SIOCSCCSMEM:
1903                         if (!capable(CAP_SYS_RAWIO)) return -EPERM;
1904                         if (!arg || copy_from_user(&memcfg, arg, sizeof(memcfg)))
1905                                 return -EINVAL;
1906                         scc->stat.bufsize   = memcfg.bufsize;
1907                         return 0;
1908
1909                 case SIOCSCCGSTAT:
1910                         if (!arg || copy_to_user(arg, &scc->stat, sizeof(scc->stat)))
1911                                 return -EINVAL;
1912                         return 0;
1913
1914                 case SIOCSCCGKISS:
1915                         if (!arg || copy_from_user(&kiss_cmd, arg, sizeof(kiss_cmd)))
1916                                 return -EINVAL;
1917                         kiss_cmd.param = scc_get_param(scc, kiss_cmd.command);
1918                         if (copy_to_user(arg, &kiss_cmd, sizeof(kiss_cmd)))
1919                                 return -EINVAL;
1920                         return 0;
1921
1922                 case SIOCSCCSKISS:
1923                         if (!capable(CAP_NET_ADMIN)) return -EPERM;
1924                         if (!arg || copy_from_user(&kiss_cmd, arg, sizeof(kiss_cmd)))
1925                                 return -EINVAL;
1926                         return scc_set_param(scc, kiss_cmd.command, kiss_cmd.param);
1927
1928                 case SIOCSCCCAL:
1929                         if (!capable(CAP_SYS_RAWIO)) return -EPERM;
1930                         if (!arg || copy_from_user(&cal, arg, sizeof(cal)) || cal.time == 0)
1931                                 return -EINVAL;
1932
1933                         scc_start_calibrate(scc, cal.time, cal.pattern);
1934                         return 0;
1935
1936                 default:
1937                         return -ENOIOCTLCMD;
1938
1939         }
1940
1941         return -EINVAL;
1942 }
1943
1944 /* ----> set interface callsign <---- */
1945
1946 static int scc_net_set_mac_address(struct net_device *dev, void *addr)
1947 {
1948         struct sockaddr *sa = (struct sockaddr *) addr;
1949         memcpy(dev->dev_addr, sa->sa_data, dev->addr_len);
1950         return 0;
1951 }
1952
1953 /* ----> get statistics <---- */
1954
1955 static struct net_device_stats *scc_net_get_stats(struct net_device *dev)
1956 {
1957         struct scc_channel *scc = (struct scc_channel *) dev->priv;
1958
1959         scc->dev_stat.rx_errors = scc->stat.rxerrs + scc->stat.rx_over;
1960         scc->dev_stat.tx_errors = scc->stat.txerrs + scc->stat.tx_under;
1961         scc->dev_stat.rx_fifo_errors = scc->stat.rx_over;
1962         scc->dev_stat.tx_fifo_errors = scc->stat.tx_under;
1963
1964         return &scc->dev_stat;
1965 }
1966
1967 /* ******************************************************************** */
1968 /* *            dump statistics to /proc/net/z8530drv                 * */
1969 /* ******************************************************************** */
1970
1971 #ifdef CONFIG_PROC_FS
1972
1973 static inline struct scc_channel *scc_net_seq_idx(loff_t pos)
1974 {
1975         int k;
1976
1977         for (k = 0; k < Nchips*2; ++k) {
1978                 if (!SCC_Info[k].init)
1979                         continue;
1980                 if (pos-- == 0)
1981                         return &SCC_Info[k];
1982         }
1983         return NULL;
1984 }
1985
1986 static void *scc_net_seq_start(struct seq_file *seq, loff_t *pos)
1987 {
1988         return *pos ? scc_net_seq_idx(*pos - 1) : SEQ_START_TOKEN;
1989
1990 }
1991
1992 static void *scc_net_seq_next(struct seq_file *seq, void *v, loff_t *pos)
1993 {
1994         unsigned k;
1995         struct scc_channel *scc = v;
1996         ++*pos;
1997
1998         for (k = (v == SEQ_START_TOKEN) ? 0 : (scc - SCC_Info)+1;
1999              k < Nchips*2; ++k) {
2000                 if (SCC_Info[k].init)
2001                         return &SCC_Info[k];
2002         }
2003         return NULL;
2004 }
2005
2006 static void scc_net_seq_stop(struct seq_file *seq, void *v)
2007 {
2008 }
2009
2010 static int scc_net_seq_show(struct seq_file *seq, void *v)
2011 {
2012         if (v == SEQ_START_TOKEN) {
2013                 seq_puts(seq, "z8530drv-"VERSION"\n");
2014         } else if (!Driver_Initialized) {
2015                 seq_puts(seq, "not initialized\n");
2016         } else if (!Nchips) {
2017                 seq_puts(seq, "chips missing\n");
2018         } else {
2019                 const struct scc_channel *scc = v;
2020                 const struct scc_stat *stat = &scc->stat;
2021                 const struct scc_kiss *kiss = &scc->kiss;
2022
2023
2024                 /* dev  data ctrl irq clock brand enh vector special option
2025                  *      baud nrz clocksrc softdcd bufsize
2026                  *      rxints txints exints spints
2027                  *      rcvd rxerrs over / xmit txerrs under / nospace bufsize
2028                  *      txd pers slot tail ful wait min maxk idl defr txof grp
2029                  *      W ## ## ## ## ## ## ## ## ## ## ## ## ## ## ## ##
2030                  *      R ## ## XX ## ## ## ## ## XX ## ## ## ## ## ## ##
2031                  */
2032
2033                 seq_printf(seq, "%s\t%3.3lx %3.3lx %d %lu %2.2x %d %3.3lx %3.3lx %d\n",
2034                                 scc->dev->name,
2035                                 scc->data, scc->ctrl, scc->irq, scc->clock, scc->brand,
2036                                 scc->enhanced, Vector_Latch, scc->special,
2037                                 scc->option);
2038                 seq_printf(seq, "\t%lu %d %d %d %d\n",
2039                                 scc->modem.speed, scc->modem.nrz,
2040                                 scc->modem.clocksrc, kiss->softdcd,
2041                                 stat->bufsize);
2042                 seq_printf(seq, "\t%lu %lu %lu %lu\n",
2043                                 stat->rxints, stat->txints, stat->exints, stat->spints);
2044                 seq_printf(seq, "\t%lu %lu %d / %lu %lu %d / %d %d\n",
2045                                 stat->rxframes, stat->rxerrs, stat->rx_over,
2046                                 stat->txframes, stat->txerrs, stat->tx_under,
2047                                 stat->nospace,  stat->tx_state);
2048
2049 #define K(x) kiss->x
2050                 seq_printf(seq, "\t%d %d %d %d %d %d %d %d %d %d %d %d\n",
2051                                 K(txdelay), K(persist), K(slottime), K(tailtime),
2052                                 K(fulldup), K(waittime), K(mintime), K(maxkeyup),
2053                                 K(idletime), K(maxdefer), K(tx_inhibit), K(group));
2054 #undef K
2055 #ifdef SCC_DEBUG
2056                 {
2057                         int reg;
2058
2059                 seq_printf(seq, "\tW ");
2060                         for (reg = 0; reg < 16; reg++)
2061                                 seq_printf(seq, "%2.2x ", scc->wreg[reg]);
2062                         seq_printf(seq, "\n");
2063
2064                 seq_printf(seq, "\tR %2.2x %2.2x XX ", InReg(scc->ctrl,R0), InReg(scc->ctrl,R1));
2065                         for (reg = 3; reg < 8; reg++)
2066                                 seq_printf(seq, "%2.2x ", InReg(scc->ctrl, reg));
2067                         seq_printf(seq, "XX ");
2068                         for (reg = 9; reg < 16; reg++)
2069                                 seq_printf(seq, "%2.2x ", InReg(scc->ctrl, reg));
2070                         seq_printf(seq, "\n");
2071                 }
2072 #endif
2073                 seq_putc(seq, '\n');
2074         }
2075
2076         return 0;
2077 }
2078
2079 static struct seq_operations scc_net_seq_ops = {
2080         .start  = scc_net_seq_start,
2081         .next   = scc_net_seq_next,
2082         .stop   = scc_net_seq_stop,
2083         .show   = scc_net_seq_show,
2084 };
2085
2086
2087 static int scc_net_seq_open(struct inode *inode, struct file *file)
2088 {
2089         return seq_open(file, &scc_net_seq_ops);
2090 }
2091
2092 static struct file_operations scc_net_seq_fops = {
2093         .owner   = THIS_MODULE,
2094         .open    = scc_net_seq_open,
2095         .read    = seq_read,
2096         .llseek  = seq_lseek,
2097         .release = seq_release_private,
2098 };
2099
2100 #endif /* CONFIG_PROC_FS */
2101
2102
2103 /* ******************************************************************** */
2104 /* *                    Init SCC driver                               * */
2105 /* ******************************************************************** */
2106
2107 static int __init scc_init_driver (void)
2108 {
2109         char devname[IFNAMSIZ];
2110
2111         printk(banner);
2112
2113         sprintf(devname,"%s0", SCC_DriverName);
2114
2115         rtnl_lock();
2116         if (scc_net_alloc(devname, SCC_Info)) {
2117                 rtnl_unlock();
2118                 printk(KERN_ERR "z8530drv: cannot initialize module\n");
2119                 return -EIO;
2120         }
2121         rtnl_unlock();
2122
2123         proc_net_fops_create("z8530drv", 0, &scc_net_seq_fops);
2124
2125         return 0;
2126 }
2127
2128 static void __exit scc_cleanup_driver(void)
2129 {
2130         io_port ctrl;
2131         int k;
2132         struct scc_channel *scc;
2133         struct net_device *dev;
2134
2135         if (Nchips == 0 && (dev = SCC_Info[0].dev))
2136         {
2137                 unregister_netdev(dev);
2138                 free_netdev(dev);
2139         }
2140
2141         /* Guard against chip prattle */
2142         local_irq_disable();
2143
2144         for (k = 0; k < Nchips; k++)
2145                 if ( (ctrl = SCC_ctrl[k].chan_A) )
2146                 {
2147                         Outb(ctrl, 0);
2148                         OutReg(ctrl,R9,FHWRES); /* force hardware reset */
2149                         udelay(50);
2150                 }
2151
2152         /* To unload the port must be closed so no real IRQ pending */
2153         for (k=0; k < NR_IRQS ; k++)
2154                 if (Ivec[k].used) free_irq(k, NULL);
2155
2156         local_irq_enable();
2157
2158         /* Now clean up */
2159         for (k = 0; k < Nchips*2; k++)
2160         {
2161                 scc = &SCC_Info[k];
2162                 if (scc->ctrl)
2163                 {
2164                         release_region(scc->ctrl, 1);
2165                         release_region(scc->data, 1);
2166                 }
2167                 if (scc->dev)
2168                 {
2169                         unregister_netdev(scc->dev);
2170                         free_netdev(scc->dev);
2171                 }
2172         }
2173
2174
2175         if (Vector_Latch)
2176                 release_region(Vector_Latch, 1);
2177
2178         proc_net_remove("z8530drv");
2179 }
2180
2181 MODULE_AUTHOR("Joerg Reuter <jreuter@yaina.de>");
2182 MODULE_DESCRIPTION("AX.25 Device Driver for Z8530 based HDLC cards");
2183 MODULE_SUPPORTED_DEVICE("Z8530 based SCC cards for Amateur Radio");
2184 MODULE_LICENSE("GPL");
2185 module_init(scc_init_driver);
2186 module_exit(scc_cleanup_driver);