2 * STX GP3 - 8560 ADS Device Tree Source
4 * Copyright 2008 Freescale Semiconductor Inc.
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License as published by the
8 * Free Software Foundation; either version 2 of the License, or (at your
9 * option) any later version.
16 compatible = "stx,gp3-8560", "stx,gp3";
34 d-cache-line-size = <32>;
35 i-cache-line-size = <32>;
36 d-cache-size = <32768>;
37 i-cache-size = <32768>;
38 timebase-frequency = <0>;
40 clock-frequency = <0>;
41 next-level-cache = <&L2>;
46 device_type = "memory";
47 reg = <0x00000000 0x10000000>;
54 ranges = <0 0xfdf00000 0x100000>;
55 reg = <0xfdf00000 0x1000>;
57 compatible = "fsl,mpc8560-immr", "simple-bus";
59 memory-controller@2000 {
60 compatible = "fsl,8540-memory-controller";
61 reg = <0x2000 0x1000>;
62 interrupt-parent = <&mpic>;
66 L2: l2-cache-controller@20000 {
67 compatible = "fsl,8540-l2-cache-controller";
68 reg = <0x20000 0x1000>;
69 cache-line-size = <32>;
70 cache-size = <0x40000>; // L2, 256K
71 interrupt-parent = <&mpic>;
79 compatible = "fsl-i2c";
82 interrupt-parent = <&mpic>;
89 compatible = "fsl,gianfar-mdio";
92 phy2: ethernet-phy@2 {
93 interrupt-parent = <&mpic>;
96 device_type = "ethernet-phy";
98 phy4: ethernet-phy@4 {
99 interrupt-parent = <&mpic>;
102 device_type = "ethernet-phy";
106 enet0: ethernet@24000 {
108 device_type = "network";
110 compatible = "gianfar";
111 reg = <0x24000 0x1000>;
112 local-mac-address = [ 00 00 00 00 00 00 ];
113 interrupts = <29 2 30 2 34 2>;
114 interrupt-parent = <&mpic>;
115 phy-handle = <&phy2>;
118 enet1: ethernet@25000 {
120 device_type = "network";
122 compatible = "gianfar";
123 reg = <0x25000 0x1000>;
124 local-mac-address = [ 00 00 00 00 00 00 ];
125 interrupts = <35 2 36 2 40 2>;
126 interrupt-parent = <&mpic>;
127 phy-handle = <&phy4>;
131 interrupt-controller;
132 #address-cells = <0>;
133 #interrupt-cells = <2>;
134 reg = <0x40000 0x40000>;
135 compatible = "chrp,open-pic";
136 device_type = "open-pic";
140 #address-cells = <1>;
142 compatible = "fsl,mpc8560-cpm", "fsl,cpm2", "simple-bus";
143 reg = <0x919c0 0x30>;
147 #address-cells = <1>;
149 ranges = <0 0x80000 0x10000>;
152 compatible = "fsl,cpm-muram-data";
153 reg = <0 0x4000 0x9000 0x2000>;
158 compatible = "fsl,mpc8560-brg",
161 reg = <0x919f0 0x10 0x915f0 0x10>;
162 clock-frequency = <0>;
166 interrupt-controller;
167 #address-cells = <0>;
168 #interrupt-cells = <2>;
170 interrupt-parent = <&mpic>;
171 reg = <0x90c00 0x80>;
172 compatible = "fsl,mpc8560-cpm-pic", "fsl,cpm2-pic";
175 serial0: serial@91a20 {
176 device_type = "serial";
177 compatible = "fsl,mpc8560-scc-uart",
179 reg = <0x91a20 0x20 0x88100 0x100>;
181 fsl,cpm-command = <0x4a00000>;
183 interrupt-parent = <&cpmpic>;
190 interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
194 0x6000 0 0 1 &mpic 1 1
195 0x6000 0 0 2 &mpic 2 1
196 0x6000 0 0 3 &mpic 3 1
197 0x6000 0 0 4 &mpic 4 1
200 0x6800 0 0 1 &mpic 4 1
201 0x6800 0 0 2 &mpic 1 1
202 0x6800 0 0 3 &mpic 2 1
203 0x6800 0 0 4 &mpic 3 1
206 0x7000 0 0 1 &mpic 3 1
207 0x7000 0 0 2 &mpic 4 1
208 0x7000 0 0 3 &mpic 1 1
209 0x7000 0 0 4 &mpic 2 1
212 0x7800 0 0 1 &mpic 2 1
213 0x7800 0 0 2 &mpic 3 1
214 0x7800 0 0 3 &mpic 4 1
215 0x7800 0 0 4 &mpic 1 1>;
217 interrupt-parent = <&mpic>;
220 ranges = <0x02000000 0 0x80000000 0x80000000 0 0x20000000
221 0x01000000 0 0x00000000 0xe2000000 0 0x00100000>;
222 clock-frequency = <66666666>;
223 #interrupt-cells = <1>;
225 #address-cells = <3>;
226 reg = <0xfdf08000 0x1000>;
227 compatible = "fsl,mpc8540-pcix", "fsl,mpc8540-pci";