2 * linux/arch/arm/kernel/entry-armv.S
4 * Copyright (C) 1996,1997,1998 Russell King.
5 * ARM700 fix by Matthew Godbolt (linux-user@willothewisp.demon.co.uk)
6 * nommu support by Hyok S. Choi (hyok.choi@samsung.com)
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
12 * Low-level vector interface routines
14 * Note: there is a StrongARM bug in the STMIA rn, {regs}^ instruction
15 * that causes it to save wrong values... Be aware!
18 #include <asm/memory.h>
20 #include <asm/vfpmacros.h>
21 #include <asm/arch/entry-macro.S>
22 #include <asm/thread_notify.h>
24 #include "entry-header.S"
27 * Interrupt handling. Preserves r7, r8, r9
30 get_irqnr_preamble r5, lr
31 1: get_irqnr_and_base r0, r6, r5, lr
34 @ routine called with r0 = irq number, r1 = struct pt_regs *
43 * this macro assumes that irqstat (r6) and base (r5) are
44 * preserved from get_irqnr_and_base above
46 test_for_ipi r0, r6, r5, lr
51 #ifdef CONFIG_LOCAL_TIMERS
52 test_for_ltirq r0, r6, r5, lr
62 .section .kprobes.text,"ax",%progbits
68 * Invalid mode handlers
70 .macro inv_entry, reason
71 sub sp, sp, #S_FRAME_SIZE
77 inv_entry BAD_PREFETCH
89 inv_entry BAD_UNDEFINSTR
92 @ XXX fall through to common_invalid
96 @ common_invalid - generic code for failed exception (re-entrant version of handlers)
102 add r0, sp, #S_PC @ here for interlock avoidance
103 mov r7, #-1 @ "" "" "" ""
104 str r4, [sp] @ save preserved r0
105 stmia r0, {r5 - r7} @ lr_<exception>,
106 @ cpsr_<exception>, "old_r0"
115 #if defined(CONFIG_AEABI) && (__LINUX_ARM_ARCH__ >= 5)
116 #define SPFIX(code...) code
118 #define SPFIX(code...)
121 .macro svc_entry, stack_hole=0
122 sub sp, sp, #(S_FRAME_SIZE + \stack_hole)
124 SPFIX( bicne sp, sp, #4 )
128 add r5, sp, #S_SP @ here for interlock avoidance
129 mov r4, #-1 @ "" "" "" ""
130 add r0, sp, #(S_FRAME_SIZE + \stack_hole)
131 SPFIX( addne r0, r0, #4 )
132 str r1, [sp] @ save the "real" r0 copied
133 @ from the exception stack
138 @ We are now ready to fill in the remaining blanks on the stack:
142 @ r2 - lr_<exception>, already fixed up for correct return/restart
143 @ r3 - spsr_<exception>
144 @ r4 - orig_r0 (see pt_regs definition in ptrace.h)
154 @ get ready to re-enable interrupts if appropriate
158 biceq r9, r9, #PSR_I_BIT
161 @ Call the processor-specific abort handler:
163 @ r2 - aborted context pc
164 @ r3 - aborted context cpsr
166 @ The abort handler must return the aborted address in r0, and
167 @ the fault status register in r1. r9 must be preserved.
178 @ set desired IRQ state, then call main handler
185 @ IRQs off again before pulling preserved data off the stack
190 @ restore SPSR and restart the instruction
194 ldmia sp, {r0 - pc}^ @ load r0 - pc, cpsr
200 #ifdef CONFIG_TRACE_IRQFLAGS
201 bl trace_hardirqs_off
203 #ifdef CONFIG_PREEMPT
205 ldr r8, [tsk, #TI_PREEMPT] @ get preempt count
206 add r7, r8, #1 @ increment it
207 str r7, [tsk, #TI_PREEMPT]
211 #ifdef CONFIG_PREEMPT
212 ldr r0, [tsk, #TI_FLAGS] @ get flags
213 tst r0, #_TIF_NEED_RESCHED
216 ldr r0, [tsk, #TI_PREEMPT] @ read preempt value
217 str r8, [tsk, #TI_PREEMPT] @ restore preempt count
219 strne r0, [r0, -r0] @ bug()
221 ldr r0, [sp, #S_PSR] @ irqs are already disabled
223 #ifdef CONFIG_TRACE_IRQFLAGS
225 bleq trace_hardirqs_on
227 ldmia sp, {r0 - pc}^ @ load r0 - pc, cpsr
231 #ifdef CONFIG_PREEMPT
233 teq r8, #0 @ was preempt count = 0
234 ldreq r6, .LCirq_stat
236 ldr r0, [r6, #4] @ local_irq_count
237 ldr r1, [r6, #8] @ local_bh_count
240 mov r7, #0 @ preempt_schedule_irq
241 str r7, [tsk, #TI_PREEMPT] @ expects preempt_count == 0
242 1: bl preempt_schedule_irq @ irq en/disable is done inside
243 ldr r0, [tsk, #TI_FLAGS] @ get new tasks TI_FLAGS
244 tst r0, #_TIF_NEED_RESCHED
245 beq preempt_return @ go again
251 #ifdef CONFIG_KPROBES
252 @ If a kprobe is about to simulate a "stmdb sp..." instruction,
253 @ it obviously needs free stack space which then will belong to
261 @ call emulation code, which returns using r9 if it has emulated
262 @ the instruction, or the more conventional lr if we are to treat
263 @ this as a real undefined instruction
271 mov r0, sp @ struct pt_regs *regs
275 @ IRQs off again before pulling preserved data off the stack
280 @ restore SPSR and restart the instruction
282 ldr lr, [sp, #S_PSR] @ Get SVC cpsr
284 ldmia sp, {r0 - pc}^ @ Restore SVC registers
291 @ re-enable interrupts if appropriate
295 biceq r9, r9, #PSR_I_BIT
299 @ set args, then call main handler
301 @ r0 - address of faulting instruction
302 @ r1 - pointer to registers on stack
304 mov r0, r2 @ address (pc)
306 bl do_PrefetchAbort @ call abort handler
309 @ IRQs off again before pulling preserved data off the stack
314 @ restore SPSR and restart the instruction
318 ldmia sp, {r0 - pc}^ @ load r0 - pc, cpsr
329 #ifdef CONFIG_PREEMPT
337 * EABI note: sp_svc is always 64-bit aligned here, so should S_FRAME_SIZE
340 #if defined(CONFIG_AEABI) && (__LINUX_ARM_ARCH__ >= 5) && (S_FRAME_SIZE & 7)
341 #error "sizeof(struct pt_regs) must be a multiple of 8"
345 sub sp, sp, #S_FRAME_SIZE
349 add r0, sp, #S_PC @ here for interlock avoidance
350 mov r4, #-1 @ "" "" "" ""
352 str r1, [sp] @ save the "real" r0 copied
353 @ from the exception stack
356 @ We are now ready to fill in the remaining blanks on the stack:
358 @ r2 - lr_<exception>, already fixed up for correct return/restart
359 @ r3 - spsr_<exception>
360 @ r4 - orig_r0 (see pt_regs definition in ptrace.h)
362 @ Also, separately save sp_usr and lr_usr
368 @ Enable the alignment trap while in kernel mode
373 @ Clear FP to mark the first stack frame
378 .macro kuser_cmpxchg_check
379 #if __LINUX_ARM_ARCH__ < 6 && !defined(CONFIG_NEEDS_SYSCALL_FOR_CMPXCHG)
381 #warning "NPTL on non MMU needs fixing"
383 @ Make sure our user space atomic helper is restarted
384 @ if it was interrupted in a critical region. Here we
385 @ perform a quick test inline since it should be false
386 @ 99.9999% of the time. The rest is done out of line.
388 blhs kuser_cmpxchg_fixup
399 @ Call the processor-specific abort handler:
401 @ r2 - aborted context pc
402 @ r3 - aborted context cpsr
404 @ The abort handler must return the aborted address in r0, and
405 @ the fault status register in r1.
416 @ IRQs on, then call the main handler
420 adr lr, ret_from_exception
428 #ifdef CONFIG_TRACE_IRQFLAGS
429 bl trace_hardirqs_off
432 #ifdef CONFIG_PREEMPT
433 ldr r8, [tsk, #TI_PREEMPT] @ get preempt count
434 add r7, r8, #1 @ increment it
435 str r7, [tsk, #TI_PREEMPT]
439 #ifdef CONFIG_PREEMPT
440 ldr r0, [tsk, #TI_PREEMPT]
441 str r8, [tsk, #TI_PREEMPT]
445 #ifdef CONFIG_TRACE_IRQFLAGS
458 tst r3, #PSR_T_BIT @ Thumb mode?
459 bne __und_usr_unknown @ ignore FP
463 @ fall through to the emulation code, which returns using r9 if
464 @ it has emulated the instruction, or the more conventional lr
465 @ if we are to treat this as a real undefined instruction
469 adr r9, ret_from_exception
470 adr lr, __und_usr_unknown
473 @ fallthrough to call_fpe
477 * The out of line fixup for the ldrt above.
479 .section .fixup, "ax"
482 .section __ex_table,"a"
487 * Check whether the instruction is a co-processor instruction.
488 * If yes, we need to call the relevant co-processor handler.
490 * Note that we don't do a full check here for the co-processor
491 * instructions; all instructions with bit 27 set are well
492 * defined. The only instructions that should fault are the
493 * co-processor instructions. However, we have to watch out
494 * for the ARM6/ARM7 SWI bug.
496 * NEON is a special case that has to be handled here. Not all
497 * NEON instructions are co-processor instructions, so we have
498 * to make a special case of checking for them. Plus, there's
499 * five groups of them, so we have a table of mask/opcode pairs
500 * to check against, and if any match then we branch off into the
503 * Emulators may wish to make use of the following registers:
504 * r0 = instruction opcode.
506 * r9 = normal "successful" return address
507 * r10 = this threads thread_info structure.
508 * lr = unrecognised instruction return address
512 adr r6, .LCneon_opcodes
514 ldr r7, [r6], #4 @ mask value
515 cmp r7, #0 @ end mask?
518 ldr r7, [r6], #4 @ opcode bits matching in mask
519 cmp r8, r7 @ NEON instruction?
523 strb r7, [r10, #TI_USED_CP + 10] @ mark CP#10 as used
524 strb r7, [r10, #TI_USED_CP + 11] @ mark CP#11 as used
525 b do_vfp @ let VFP handler handle this
528 tst r0, #0x08000000 @ only CDP/CPRT/LDC/STC have bit 27
529 #if defined(CONFIG_CPU_ARM610) || defined(CONFIG_CPU_ARM710)
530 and r8, r0, #0x0f000000 @ mask out op-code bits
531 teqne r8, #0x0f000000 @ SWI (ARM6/7 bug)?
534 get_thread_info r10 @ get current thread
535 and r8, r0, #0x00000f00 @ mask out CP number
537 add r6, r10, #TI_USED_CP
538 strb r7, [r6, r8, lsr #8] @ set appropriate used_cp[]
540 @ Test if we need to give access to iWMMXt coprocessors
541 ldr r5, [r10, #TI_FLAGS]
542 rsbs r7, r8, #(1 << 8) @ CP 0 or 1 only
543 movcss r7, r5, lsr #(TIF_USING_IWMMXT + 1)
544 bcs iwmmxt_task_enable
546 add pc, pc, r8, lsr #6
550 b do_fpe @ CP#1 (FPE)
551 b do_fpe @ CP#2 (FPE)
554 b crunch_task_enable @ CP#4 (MaverickCrunch)
555 b crunch_task_enable @ CP#5 (MaverickCrunch)
556 b crunch_task_enable @ CP#6 (MaverickCrunch)
566 b do_vfp @ CP#10 (VFP)
567 b do_vfp @ CP#11 (VFP)
569 mov pc, lr @ CP#10 (VFP)
570 mov pc, lr @ CP#11 (VFP)
574 mov pc, lr @ CP#14 (Debug)
575 mov pc, lr @ CP#15 (Control)
581 .word 0xfe000000 @ mask
582 .word 0xf2000000 @ opcode
584 .word 0xff100000 @ mask
585 .word 0xf4000000 @ opcode
587 .word 0x00000000 @ mask
588 .word 0x00000000 @ opcode
594 add r10, r10, #TI_FPSTATE @ r10 = workspace
595 ldr pc, [r4] @ Call FP module USR entry point
598 * The FP module is called with these registers set:
601 * r9 = normal "successful" return address
603 * lr = unrecognised FP instruction return address
615 adr lr, ret_from_exception
622 enable_irq @ Enable interrupts
623 mov r0, r2 @ address (pc)
625 bl do_PrefetchAbort @ call abort handler
628 * This is the return code to user mode for abort handlers
630 ENTRY(ret_from_exception)
636 * Register switch for ARMv3 and ARMv4 processors
637 * r0 = previous task_struct, r1 = previous thread_info, r2 = next thread_info
638 * previous and next are guaranteed not to be the same.
641 add ip, r1, #TI_CPU_SAVE
642 ldr r3, [r2, #TI_TP_VALUE]
643 stmia ip!, {r4 - sl, fp, sp, lr} @ Store most regs on stack
645 ldr r6, [r2, #TI_CPU_DOMAIN]
647 #if __LINUX_ARM_ARCH__ >= 6
648 #ifdef CONFIG_CPU_32v6K
651 strex r5, r4, [ip] @ Clear exclusive monitor
654 #if defined(CONFIG_HAS_TLS_REG)
655 mcr p15, 0, r3, c13, c0, 3 @ set TLS register
656 #elif !defined(CONFIG_TLS_REG_EMUL)
658 str r3, [r4, #-15] @ TLS val at 0xffff0ff0
661 mcr p15, 0, r6, c3, c0, 0 @ Set domain register
664 add r4, r2, #TI_CPU_SAVE
665 ldr r0, =thread_notify_head
666 mov r1, #THREAD_NOTIFY_SWITCH
667 bl atomic_notifier_call_chain
669 ldmia r4, {r4 - sl, fp, sp, pc} @ Load all regs saved previously
676 * These are segment of kernel provided user code reachable from user space
677 * at a fixed address in kernel memory. This is used to provide user space
678 * with some operations which require kernel help because of unimplemented
679 * native feature and/or instructions in many ARM CPUs. The idea is for
680 * this code to be executed directly in user mode for best efficiency but
681 * which is too intimate with the kernel counter part to be left to user
682 * libraries. In fact this code might even differ from one CPU to another
683 * depending on the available instruction set and restrictions like on
684 * SMP systems. In other words, the kernel reserves the right to change
685 * this code as needed without warning. Only the entry points and their
686 * results are guaranteed to be stable.
688 * Each segment is 32-byte aligned and will be moved to the top of the high
689 * vector page. New segments (if ever needed) must be added in front of
690 * existing ones. This mechanism should be used only for things that are
691 * really small and justified, and not be abused freely.
693 * User space is expected to implement those things inline when optimizing
694 * for a processor that has the necessary native support, but only if such
695 * resulting binaries are already to be incompatible with earlier ARM
696 * processors due to the use of unsupported instructions other than what
697 * is provided here. In other words don't make binaries unable to run on
698 * earlier processors just for the sake of not using these kernel helpers
699 * if your compiled code is not going to use the new instructions for other
704 #ifdef CONFIG_ARM_THUMB
712 .globl __kuser_helper_start
713 __kuser_helper_start:
716 * Reference prototype:
718 * void __kernel_memory_barrier(void)
722 * lr = return address
732 * Definition and user space usage example:
734 * typedef void (__kernel_dmb_t)(void);
735 * #define __kernel_dmb (*(__kernel_dmb_t *)0xffff0fa0)
737 * Apply any needed memory barrier to preserve consistency with data modified
738 * manually and __kuser_cmpxchg usage.
740 * This could be used as follows:
742 * #define __kernel_dmb() \
743 * asm volatile ( "mov r0, #0xffff0fff; mov lr, pc; sub pc, r0, #95" \
744 * : : : "r0", "lr","cc" )
747 __kuser_memory_barrier: @ 0xffff0fa0
749 #if __LINUX_ARM_ARCH__ >= 6 && defined(CONFIG_SMP)
750 mcr p15, 0, r0, c7, c10, 5 @ dmb
757 * Reference prototype:
759 * int __kernel_cmpxchg(int oldval, int newval, int *ptr)
766 * lr = return address
770 * r0 = returned value (zero or non-zero)
771 * C flag = set if r0 == 0, clear if r0 != 0
777 * Definition and user space usage example:
779 * typedef int (__kernel_cmpxchg_t)(int oldval, int newval, int *ptr);
780 * #define __kernel_cmpxchg (*(__kernel_cmpxchg_t *)0xffff0fc0)
782 * Atomically store newval in *ptr if *ptr is equal to oldval for user space.
783 * Return zero if *ptr was changed or non-zero if no exchange happened.
784 * The C flag is also set if *ptr was changed to allow for assembly
785 * optimization in the calling code.
789 * - This routine already includes memory barriers as needed.
791 * For example, a user space atomic_add implementation could look like this:
793 * #define atomic_add(ptr, val) \
794 * ({ register unsigned int *__ptr asm("r2") = (ptr); \
795 * register unsigned int __result asm("r1"); \
797 * "1: @ atomic_add\n\t" \
798 * "ldr r0, [r2]\n\t" \
799 * "mov r3, #0xffff0fff\n\t" \
800 * "add lr, pc, #4\n\t" \
801 * "add r1, r0, %2\n\t" \
802 * "add pc, r3, #(0xffff0fc0 - 0xffff0fff)\n\t" \
804 * : "=&r" (__result) \
805 * : "r" (__ptr), "rIL" (val) \
806 * : "r0","r3","ip","lr","cc","memory" ); \
810 __kuser_cmpxchg: @ 0xffff0fc0
812 #if defined(CONFIG_NEEDS_SYSCALL_FOR_CMPXCHG)
815 * Poor you. No fast solution possible...
816 * The kernel itself must perform the operation.
817 * A special ghost syscall is used for that (see traps.c).
820 mov r7, #0xff00 @ 0xfff0 into r7 for EABI
825 #elif __LINUX_ARM_ARCH__ < 6
830 * The only thing that can break atomicity in this cmpxchg
831 * implementation is either an IRQ or a data abort exception
832 * causing another process/thread to be scheduled in the middle
833 * of the critical sequence. To prevent this, code is added to
834 * the IRQ and data abort exception handlers to set the pc back
835 * to the beginning of the critical section if it is found to be
836 * within that critical section (see kuser_cmpxchg_fixup).
838 1: ldr r3, [r2] @ load current val
839 subs r3, r3, r0 @ compare with oldval
840 2: streq r1, [r2] @ store newval if eq
841 rsbs r0, r3, #0 @ set return val and C flag
846 @ Called from kuser_cmpxchg_check macro.
847 @ r2 = address of interrupted insn (must be preserved).
848 @ sp = saved regs. r7 and r8 are clobbered.
849 @ 1b = first critical insn, 2b = last critical insn.
850 @ If r2 >= 1b and r2 <= 2b then saved pc_usr is set to 1b.
852 sub r7, r7, #(0xffff0fff - (0xffff0fc0 + (1b - __kuser_cmpxchg)))
854 rsbcss r8, r8, #(2b - 1b)
855 strcs r7, [sp, #S_PC]
860 #warning "NPTL on non MMU needs fixing"
869 mcr p15, 0, r0, c7, c10, 5 @ dmb
877 /* beware -- each __kuser slot must be 8 instructions max */
879 b __kuser_memory_barrier
889 * Reference prototype:
891 * int __kernel_get_tls(void)
895 * lr = return address
905 * Definition and user space usage example:
907 * typedef int (__kernel_get_tls_t)(void);
908 * #define __kernel_get_tls (*(__kernel_get_tls_t *)0xffff0fe0)
910 * Get the TLS value as previously set via the __ARM_NR_set_tls syscall.
912 * This could be used as follows:
914 * #define __kernel_get_tls() \
915 * ({ register unsigned int __val asm("r0"); \
916 * asm( "mov r0, #0xffff0fff; mov lr, pc; sub pc, r0, #31" \
917 * : "=r" (__val) : : "lr","cc" ); \
921 __kuser_get_tls: @ 0xffff0fe0
923 #if !defined(CONFIG_HAS_TLS_REG) && !defined(CONFIG_TLS_REG_EMUL)
924 ldr r0, [pc, #(16 - 8)] @ TLS stored at 0xffff0ff0
926 mrc p15, 0, r0, c13, c0, 3 @ read TLS register
931 .word 0 @ pad up to __kuser_helper_version
935 * Reference declaration:
937 * extern unsigned int __kernel_helper_version;
939 * Definition and user space usage example:
941 * #define __kernel_helper_version (*(unsigned int *)0xffff0ffc)
943 * User space may read this to determine the curent number of helpers
947 __kuser_helper_version: @ 0xffff0ffc
948 .word ((__kuser_helper_end - __kuser_helper_start) >> 5)
950 .globl __kuser_helper_end
957 * This code is copied to 0xffff0200 so we can use branches in the
958 * vectors, rather than ldr's. Note that this code must not
959 * exceed 0x300 bytes.
961 * Common stub entry macro:
962 * Enter in IRQ mode, spsr = SVC/USR CPSR, lr = SVC/USR PC
964 * SP points to a minimal amount of processor-private memory, the address
965 * of which is copied into r0 for the mode specific abort handler.
967 .macro vector_stub, name, mode, correction=0
972 sub lr, lr, #\correction
976 @ Save r0, lr_<exception> (parent PC) and spsr_<exception>
979 stmia sp, {r0, lr} @ save r0, lr
981 str lr, [sp, #8] @ save spsr
984 @ Prepare for SVC32 mode. IRQs remain disabled.
987 eor r0, r0, #(\mode ^ SVC_MODE)
991 @ the branch table must immediately follow this code
995 ldr lr, [pc, lr, lsl #2]
996 movs pc, lr @ branch to handler in SVC mode
1002 * Interrupt dispatcher
1004 vector_stub irq, IRQ_MODE, 4
1006 .long __irq_usr @ 0 (USR_26 / USR_32)
1007 .long __irq_invalid @ 1 (FIQ_26 / FIQ_32)
1008 .long __irq_invalid @ 2 (IRQ_26 / IRQ_32)
1009 .long __irq_svc @ 3 (SVC_26 / SVC_32)
1010 .long __irq_invalid @ 4
1011 .long __irq_invalid @ 5
1012 .long __irq_invalid @ 6
1013 .long __irq_invalid @ 7
1014 .long __irq_invalid @ 8
1015 .long __irq_invalid @ 9
1016 .long __irq_invalid @ a
1017 .long __irq_invalid @ b
1018 .long __irq_invalid @ c
1019 .long __irq_invalid @ d
1020 .long __irq_invalid @ e
1021 .long __irq_invalid @ f
1024 * Data abort dispatcher
1025 * Enter in ABT mode, spsr = USR CPSR, lr = USR PC
1027 vector_stub dabt, ABT_MODE, 8
1029 .long __dabt_usr @ 0 (USR_26 / USR_32)
1030 .long __dabt_invalid @ 1 (FIQ_26 / FIQ_32)
1031 .long __dabt_invalid @ 2 (IRQ_26 / IRQ_32)
1032 .long __dabt_svc @ 3 (SVC_26 / SVC_32)
1033 .long __dabt_invalid @ 4
1034 .long __dabt_invalid @ 5
1035 .long __dabt_invalid @ 6
1036 .long __dabt_invalid @ 7
1037 .long __dabt_invalid @ 8
1038 .long __dabt_invalid @ 9
1039 .long __dabt_invalid @ a
1040 .long __dabt_invalid @ b
1041 .long __dabt_invalid @ c
1042 .long __dabt_invalid @ d
1043 .long __dabt_invalid @ e
1044 .long __dabt_invalid @ f
1047 * Prefetch abort dispatcher
1048 * Enter in ABT mode, spsr = USR CPSR, lr = USR PC
1050 vector_stub pabt, ABT_MODE, 4
1052 .long __pabt_usr @ 0 (USR_26 / USR_32)
1053 .long __pabt_invalid @ 1 (FIQ_26 / FIQ_32)
1054 .long __pabt_invalid @ 2 (IRQ_26 / IRQ_32)
1055 .long __pabt_svc @ 3 (SVC_26 / SVC_32)
1056 .long __pabt_invalid @ 4
1057 .long __pabt_invalid @ 5
1058 .long __pabt_invalid @ 6
1059 .long __pabt_invalid @ 7
1060 .long __pabt_invalid @ 8
1061 .long __pabt_invalid @ 9
1062 .long __pabt_invalid @ a
1063 .long __pabt_invalid @ b
1064 .long __pabt_invalid @ c
1065 .long __pabt_invalid @ d
1066 .long __pabt_invalid @ e
1067 .long __pabt_invalid @ f
1070 * Undef instr entry dispatcher
1071 * Enter in UND mode, spsr = SVC/USR CPSR, lr = SVC/USR PC
1073 vector_stub und, UND_MODE
1075 .long __und_usr @ 0 (USR_26 / USR_32)
1076 .long __und_invalid @ 1 (FIQ_26 / FIQ_32)
1077 .long __und_invalid @ 2 (IRQ_26 / IRQ_32)
1078 .long __und_svc @ 3 (SVC_26 / SVC_32)
1079 .long __und_invalid @ 4
1080 .long __und_invalid @ 5
1081 .long __und_invalid @ 6
1082 .long __und_invalid @ 7
1083 .long __und_invalid @ 8
1084 .long __und_invalid @ 9
1085 .long __und_invalid @ a
1086 .long __und_invalid @ b
1087 .long __und_invalid @ c
1088 .long __und_invalid @ d
1089 .long __und_invalid @ e
1090 .long __und_invalid @ f
1094 /*=============================================================================
1096 *-----------------------------------------------------------------------------
1097 * Enter in FIQ mode, spsr = ANY CPSR, lr = ANY PC
1098 * MUST PRESERVE SVC SPSR, but need to switch to SVC mode to show our msg.
1099 * Basically to switch modes, we *HAVE* to clobber one register... brain
1100 * damage alert! I don't think that we can execute any code in here in any
1101 * other mode than FIQ... Ok you can switch to another mode, but you can't
1102 * get out of that mode without clobbering one register.
1108 /*=============================================================================
1109 * Address exception handler
1110 *-----------------------------------------------------------------------------
1111 * These aren't too critical.
1112 * (they're not supposed to happen, and won't happen in 32-bit data mode).
1119 * We group all the following data together to optimise
1120 * for CPUs with separate I & D caches.
1130 .equ stubs_offset, __vectors_start + 0x200 - __stubs_start
1132 .globl __vectors_start
1135 b vector_und + stubs_offset
1136 ldr pc, .LCvswi + stubs_offset
1137 b vector_pabt + stubs_offset
1138 b vector_dabt + stubs_offset
1139 b vector_addrexcptn + stubs_offset
1140 b vector_irq + stubs_offset
1141 b vector_fiq + stubs_offset
1143 .globl __vectors_end
1149 .globl cr_no_alignment
projects / linux-2.6 / blob