1 #ifndef _ASM_X86_CPU_DEBUG_H
2 #define _ASM_X86_CPU_DEBUG_H
5 * CPU x86 architecture debug
7 * Copyright(C) 2009 Jaswinder Singh Rajput
12 /* Model Specific Registers (MSRs) */
13 CPU_MC_BIT, /* Machine Check */
14 CPU_MONITOR_BIT, /* Monitor */
15 CPU_TIME_BIT, /* Time */
16 CPU_PMC_BIT, /* Performance Monitor */
17 CPU_PLATFORM_BIT, /* Platform */
18 CPU_APIC_BIT, /* APIC */
19 CPU_POWERON_BIT, /* Power-on */
20 CPU_CONTROL_BIT, /* Control */
21 CPU_FEATURES_BIT, /* Features control */
22 CPU_LBRANCH_BIT, /* Last Branch */
23 CPU_BIOS_BIT, /* BIOS */
24 CPU_FREQ_BIT, /* Frequency */
25 CPU_MTTR_BIT, /* MTRR */
26 CPU_PERF_BIT, /* Performance */
27 CPU_CACHE_BIT, /* Cache */
28 CPU_SYSENTER_BIT, /* Sysenter */
29 CPU_THERM_BIT, /* Thermal */
30 CPU_MISC_BIT, /* Miscellaneous */
31 CPU_DEBUG_BIT, /* Debug */
32 CPU_PAT_BIT, /* PAT */
33 CPU_VMX_BIT, /* VMX */
34 CPU_CALL_BIT, /* System Call */
35 CPU_BASE_BIT, /* BASE Address */
36 CPU_VER_BIT, /* Version ID */
37 CPU_CONF_BIT, /* Configuration */
38 CPU_SMM_BIT, /* System mgmt mode */
39 CPU_SVM_BIT, /*Secure Virtual Machine*/
40 CPU_OSVM_BIT, /* OS-Visible Workaround*/
41 /* Standard Registers */
42 CPU_TSS_BIT, /* Task Stack Segment */
43 CPU_CR_BIT, /* Control Registers */
44 CPU_DT_BIT, /* Descriptor Table */
45 /* End of Registers flags */
46 CPU_REG_ALL_BIT, /* Select all Registers */
49 #define CPU_REG_ALL (~0) /* Select all Registers */
51 #define CPU_MC (1 << CPU_MC_BIT)
52 #define CPU_MONITOR (1 << CPU_MONITOR_BIT)
53 #define CPU_TIME (1 << CPU_TIME_BIT)
54 #define CPU_PMC (1 << CPU_PMC_BIT)
55 #define CPU_PLATFORM (1 << CPU_PLATFORM_BIT)
56 #define CPU_APIC (1 << CPU_APIC_BIT)
57 #define CPU_POWERON (1 << CPU_POWERON_BIT)
58 #define CPU_CONTROL (1 << CPU_CONTROL_BIT)
59 #define CPU_FEATURES (1 << CPU_FEATURES_BIT)
60 #define CPU_LBRANCH (1 << CPU_LBRANCH_BIT)
61 #define CPU_BIOS (1 << CPU_BIOS_BIT)
62 #define CPU_FREQ (1 << CPU_FREQ_BIT)
63 #define CPU_MTRR (1 << CPU_MTTR_BIT)
64 #define CPU_PERF (1 << CPU_PERF_BIT)
65 #define CPU_CACHE (1 << CPU_CACHE_BIT)
66 #define CPU_SYSENTER (1 << CPU_SYSENTER_BIT)
67 #define CPU_THERM (1 << CPU_THERM_BIT)
68 #define CPU_MISC (1 << CPU_MISC_BIT)
69 #define CPU_DEBUG (1 << CPU_DEBUG_BIT)
70 #define CPU_PAT (1 << CPU_PAT_BIT)
71 #define CPU_VMX (1 << CPU_VMX_BIT)
72 #define CPU_CALL (1 << CPU_CALL_BIT)
73 #define CPU_BASE (1 << CPU_BASE_BIT)
74 #define CPU_VER (1 << CPU_VER_BIT)
75 #define CPU_CONF (1 << CPU_CONF_BIT)
76 #define CPU_SMM (1 << CPU_SMM_BIT)
77 #define CPU_SVM (1 << CPU_SVM_BIT)
78 #define CPU_OSVM (1 << CPU_OSVM_BIT)
79 #define CPU_TSS (1 << CPU_TSS_BIT)
80 #define CPU_CR (1 << CPU_CR_BIT)
81 #define CPU_DT (1 << CPU_DT_BIT)
83 /* Register file flags */
85 CPU_INDEX_BIT, /* index */
86 CPU_VALUE_BIT, /* value */
89 #define CPU_FILE_VALUE (1 << CPU_VALUE_BIT)
91 #define MAX_CPU_FILES 512
100 struct cpu_debug_base {
101 char *name; /* Register name */
102 unsigned flag; /* Register flag */
103 unsigned write; /* Register write flag */
107 * Currently it looks similar to cpu_debug_base but once we add more files
108 * cpu_file_base will go in different direction
110 struct cpu_file_base {
111 char *name; /* Register file name */
112 unsigned flag; /* Register file flag */
113 unsigned write; /* Register write flag */
116 struct cpu_cpuX_base {
117 struct dentry *dentry; /* Register dentry */
118 int init; /* Register index file */
121 struct cpu_debug_range {
122 unsigned min; /* Register range min */
123 unsigned max; /* Register range max */
124 unsigned flag; /* Supported flags */
127 #endif /* _ASM_X86_CPU_DEBUG_H */