git.oblomov.eu Git - linux-2.6/blob - arch/arm/mach-pxa/mainstone.c

   1 /*
   2  *  linux/arch/arm/mach-pxa/mainstone.c
   3  *
   4  *  Support for the Intel HCDDBBVA0 Development Platform.
   5  *  (go figure how they came up with such name...)
   6  *
   7  *  Author:     Nicolas Pitre
   8  *  Created:    Nov 05, 2002
   9  *  Copyright:  MontaVista Software Inc.
  10  *
  11  *  This program is free software; you can redistribute it and/or modify
  12  *  it under the terms of the GNU General Public License version 2 as
  13  *  published by the Free Software Foundation.
  14  */
  15
  16 #include <linux/init.h>
  17 #include <linux/platform_device.h>
  18 #include <linux/sysdev.h>
  19 #include <linux/interrupt.h>
  20 #include <linux/sched.h>
  21 #include <linux/bitops.h>
  22 #include <linux/fb.h>
  23 #include <linux/ioport.h>
  24 #include <linux/mtd/mtd.h>
  25 #include <linux/mtd/partitions.h>
  26 #include <linux/input.h>
  27 #include <linux/gpio_keys.h>
  28 #include <linux/pwm_backlight.h>
  29
  30 #include <asm/types.h>
  31 #include <asm/setup.h>
  32 #include <asm/memory.h>
  33 #include <asm/mach-types.h>
  34 #include <asm/hardware.h>
  35 #include <asm/irq.h>
  36 #include <asm/sizes.h>
  37
  38 #include <asm/mach/arch.h>
  39 #include <asm/mach/map.h>
  40 #include <asm/mach/irq.h>
  41 #include <asm/mach/flash.h>
  42
  43 #include <asm/arch/pxa-regs.h>
  44 #include <asm/arch/pxa2xx-regs.h>
  45 #include <asm/arch/mfp-pxa27x.h>
  46 #include <asm/arch/mainstone.h>
  47 #include <asm/arch/audio.h>
  48 #include <asm/arch/pxafb.h>
  49 #include <asm/arch/i2c.h>
  50 #include <asm/arch/mmc.h>
  51 #include <asm/arch/irda.h>
  52 #include <asm/arch/ohci.h>
  53 #include <asm/arch/pxa27x_keypad.h>
  54
  55 #include "generic.h"
  56 #include "devices.h"
  57
  58 static unsigned long mainstone_pin_config[] = {
  59         /* Chip Select */
  60         GPIO15_nCS_1,
  61
  62         /* LCD - 16bpp Active TFT */
  63         GPIO58_LCD_LDD_0,
  64         GPIO59_LCD_LDD_1,
  65         GPIO60_LCD_LDD_2,
  66         GPIO61_LCD_LDD_3,
  67         GPIO62_LCD_LDD_4,
  68         GPIO63_LCD_LDD_5,
  69         GPIO64_LCD_LDD_6,
  70         GPIO65_LCD_LDD_7,
  71         GPIO66_LCD_LDD_8,
  72         GPIO67_LCD_LDD_9,
  73         GPIO68_LCD_LDD_10,
  74         GPIO69_LCD_LDD_11,
  75         GPIO70_LCD_LDD_12,
  76         GPIO71_LCD_LDD_13,
  77         GPIO72_LCD_LDD_14,
  78         GPIO73_LCD_LDD_15,
  79         GPIO74_LCD_FCLK,
  80         GPIO75_LCD_LCLK,
  81         GPIO76_LCD_PCLK,
  82         GPIO77_LCD_BIAS,
  83         GPIO16_PWM0_OUT,        /* Backlight */
  84
  85         /* MMC */
  86         GPIO32_MMC_CLK,
  87         GPIO112_MMC_CMD,
  88         GPIO92_MMC_DAT_0,
  89         GPIO109_MMC_DAT_1,
  90         GPIO110_MMC_DAT_2,
  91         GPIO111_MMC_DAT_3,
  92
  93         /* USB Host Port 1 */
  94         GPIO88_USBH1_PWR,
  95         GPIO89_USBH1_PEN,
  96
  97         /* PC Card */
  98         GPIO48_nPOE,
  99         GPIO49_nPWE,
 100         GPIO50_nPIOR,
 101         GPIO51_nPIOW,
 102         GPIO85_nPCE_1,
 103         GPIO54_nPCE_2,
 104         GPIO79_PSKTSEL,
 105         GPIO55_nPREG,
 106         GPIO56_nPWAIT,
 107         GPIO57_nIOIS16,
 108
 109         /* AC97 */
 110         GPIO45_AC97_SYSCLK,
 111
 112         /* Keypad */
 113         GPIO93_KP_DKIN_0        | WAKEUP_ON_LEVEL_HIGH,
 114         GPIO94_KP_DKIN_1        | WAKEUP_ON_LEVEL_HIGH,
 115         GPIO95_KP_DKIN_2        | WAKEUP_ON_LEVEL_HIGH,
 116         GPIO100_KP_MKIN_0       | WAKEUP_ON_LEVEL_HIGH,
 117         GPIO101_KP_MKIN_1       | WAKEUP_ON_LEVEL_HIGH,
 118         GPIO102_KP_MKIN_2       | WAKEUP_ON_LEVEL_HIGH,
 119         GPIO97_KP_MKIN_3        | WAKEUP_ON_LEVEL_HIGH,
 120         GPIO98_KP_MKIN_4        | WAKEUP_ON_LEVEL_HIGH,
 121         GPIO99_KP_MKIN_5        | WAKEUP_ON_LEVEL_HIGH,
 122         GPIO103_KP_MKOUT_0,
 123         GPIO104_KP_MKOUT_1,
 124         GPIO105_KP_MKOUT_2,
 125         GPIO106_KP_MKOUT_3,
 126         GPIO107_KP_MKOUT_4,
 127         GPIO108_KP_MKOUT_5,
 128         GPIO96_KP_MKOUT_6,
 129
 130         /* GPIO */
 131         GPIO1_GPIO | WAKEUP_ON_EDGE_BOTH,
 132 };
 133
 134 static unsigned long mainstone_irq_enabled;
 135
 136 static void mainstone_mask_irq(unsigned int irq)
 137 {
 138         int mainstone_irq = (irq - MAINSTONE_IRQ(0));
 139         MST_INTMSKENA = (mainstone_irq_enabled &= ~(1 << mainstone_irq));
 140 }
 141
 142 static void mainstone_unmask_irq(unsigned int irq)
 143 {
 144         int mainstone_irq = (irq - MAINSTONE_IRQ(0));
 145         /* the irq can be acknowledged only if deasserted, so it's done here */
 146         MST_INTSETCLR &= ~(1 << mainstone_irq);
 147         MST_INTMSKENA = (mainstone_irq_enabled |= (1 << mainstone_irq));
 148 }
 149
 150 static struct irq_chip mainstone_irq_chip = {
 151         .name           = "FPGA",
 152         .ack            = mainstone_mask_irq,
 153         .mask           = mainstone_mask_irq,
 154         .unmask         = mainstone_unmask_irq,
 155 };
 156
 157 static void mainstone_irq_handler(unsigned int irq, struct irq_desc *desc)
 158 {
 159         unsigned long pending = MST_INTSETCLR & mainstone_irq_enabled;
 160         do {
 161                 GEDR(0) = GPIO_bit(0);  /* clear useless edge notification */
 162                 if (likely(pending)) {
 163                         irq = MAINSTONE_IRQ(0) + __ffs(pending);
 164                         desc = irq_desc + irq;
 165                         desc_handle_irq(irq, desc);
 166                 }
 167                 pending = MST_INTSETCLR & mainstone_irq_enabled;
 168         } while (pending);
 169 }
 170
 171 static void __init mainstone_init_irq(void)
 172 {
 173         int irq;
 174
 175         pxa27x_init_irq();
 176
 177         /* setup extra Mainstone irqs */
 178         for(irq = MAINSTONE_IRQ(0); irq <= MAINSTONE_IRQ(15); irq++) {
 179                 set_irq_chip(irq, &mainstone_irq_chip);
 180                 set_irq_handler(irq, handle_level_irq);
 181                 if (irq == MAINSTONE_IRQ(10) || irq == MAINSTONE_IRQ(14))
 182                         set_irq_flags(irq, IRQF_VALID | IRQF_PROBE | IRQF_NOAUTOEN);
 183                 else
 184                         set_irq_flags(irq, IRQF_VALID | IRQF_PROBE);
 185         }
 186         set_irq_flags(MAINSTONE_IRQ(8), 0);
 187         set_irq_flags(MAINSTONE_IRQ(12), 0);
 188
 189         MST_INTMSKENA = 0;
 190         MST_INTSETCLR = 0;
 191
 192         set_irq_chained_handler(IRQ_GPIO(0), mainstone_irq_handler);
 193         set_irq_type(IRQ_GPIO(0), IRQT_FALLING);
 194 }
 195
 196 #ifdef CONFIG_PM
 197
 198 static int mainstone_irq_resume(struct sys_device *dev)
 199 {
 200         MST_INTMSKENA = mainstone_irq_enabled;
 201         return 0;
 202 }
 203
 204 static struct sysdev_class mainstone_irq_sysclass = {
 205         .name = "cpld_irq",
 206         .resume = mainstone_irq_resume,
 207 };
 208
 209 static struct sys_device mainstone_irq_device = {
 210         .cls = &mainstone_irq_sysclass,
 211 };
 212
 213 static int __init mainstone_irq_device_init(void)
 214 {
 215         int ret = -ENODEV;
 216
 217         if (machine_is_mainstone()) {
 218                 ret = sysdev_class_register(&mainstone_irq_sysclass);
 219                 if (ret == 0)
 220                         ret = sysdev_register(&mainstone_irq_device);
 221         }
 222         return ret;
 223 }
 224
 225 device_initcall(mainstone_irq_device_init);
 226
 227 #endif
 228
 229
 230 static struct resource smc91x_resources[] = {
 231         [0] = {
 232                 .start  = (MST_ETH_PHYS + 0x300),
 233                 .end    = (MST_ETH_PHYS + 0xfffff),
 234                 .flags  = IORESOURCE_MEM,
 235         },
 236         [1] = {
 237                 .start  = MAINSTONE_IRQ(3),
 238                 .end    = MAINSTONE_IRQ(3),
 239                 .flags  = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHEDGE,
 240         }
 241 };
 242
 243 static struct platform_device smc91x_device = {
 244         .name           = "smc91x",
 245         .id             = 0,
 246         .num_resources  = ARRAY_SIZE(smc91x_resources),
 247         .resource       = smc91x_resources,
 248 };
 249
 250 static int mst_audio_startup(struct snd_pcm_substream *substream, void *priv)
 251 {
 252         if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
 253                 MST_MSCWR2 &= ~MST_MSCWR2_AC97_SPKROFF;
 254         return 0;
 255 }
 256
 257 static void mst_audio_shutdown(struct snd_pcm_substream *substream, void *priv)
 258 {
 259         if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
 260                 MST_MSCWR2 |= MST_MSCWR2_AC97_SPKROFF;
 261 }
 262
 263 static long mst_audio_suspend_mask;
 264
 265 static void mst_audio_suspend(void *priv)
 266 {
 267         mst_audio_suspend_mask = MST_MSCWR2;
 268         MST_MSCWR2 |= MST_MSCWR2_AC97_SPKROFF;
 269 }
 270
 271 static void mst_audio_resume(void *priv)
 272 {
 273         MST_MSCWR2 &= mst_audio_suspend_mask | ~MST_MSCWR2_AC97_SPKROFF;
 274 }
 275
 276 static pxa2xx_audio_ops_t mst_audio_ops = {
 277         .startup        = mst_audio_startup,
 278         .shutdown       = mst_audio_shutdown,
 279         .suspend        = mst_audio_suspend,
 280         .resume         = mst_audio_resume,
 281 };
 282
 283 static struct resource flash_resources[] = {
 284         [0] = {
 285                 .start  = PXA_CS0_PHYS,
 286                 .end    = PXA_CS0_PHYS + SZ_64M - 1,
 287                 .flags  = IORESOURCE_MEM,
 288         },
 289         [1] = {
 290                 .start  = PXA_CS1_PHYS,
 291                 .end    = PXA_CS1_PHYS + SZ_64M - 1,
 292                 .flags  = IORESOURCE_MEM,
 293         },
 294 };
 295
 296 static struct mtd_partition mainstoneflash0_partitions[] = {
 297         {
 298                 .name =         "Bootloader",
 299                 .size =         0x00040000,
 300                 .offset =       0,
 301                 .mask_flags =   MTD_WRITEABLE  /* force read-only */
 302         },{
 303                 .name =         "Kernel",
 304                 .size =         0x00400000,
 305                 .offset =       0x00040000,
 306         },{
 307                 .name =         "Filesystem",
 308                 .size =         MTDPART_SIZ_FULL,
 309                 .offset =       0x00440000
 310         }
 311 };
 312
 313 static struct flash_platform_data mst_flash_data[2] = {
 314         {
 315                 .map_name       = "cfi_probe",
 316                 .parts          = mainstoneflash0_partitions,
 317                 .nr_parts       = ARRAY_SIZE(mainstoneflash0_partitions),
 318         }, {
 319                 .map_name       = "cfi_probe",
 320                 .parts          = NULL,
 321                 .nr_parts       = 0,
 322         }
 323 };
 324
 325 static struct platform_device mst_flash_device[2] = {
 326         {
 327                 .name           = "pxa2xx-flash",
 328                 .id             = 0,
 329                 .dev = {
 330                         .platform_data = &mst_flash_data[0],
 331                 },
 332                 .resource = &flash_resources[0],
 333                 .num_resources = 1,
 334         },
 335         {
 336                 .name           = "pxa2xx-flash",
 337                 .id             = 1,
 338                 .dev = {
 339                         .platform_data = &mst_flash_data[1],
 340                 },
 341                 .resource = &flash_resources[1],
 342                 .num_resources = 1,
 343         },
 344 };
 345
 346 #if defined(CONFIG_FB_PXA) || defined(CONFIG_FB_PXA_MODULE)
 347 static struct platform_pwm_backlight_data mainstone_backlight_data = {
 348         .pwm_id         = 0,
 349         .max_brightness = 1023,
 350         .dft_brightness = 1023,
 351         .pwm_period_ns  = 78770,
 352 };
 353
 354 static struct platform_device mainstone_backlight_device = {
 355         .name           = "pwm-backlight",
 356         .dev            = {
 357                 .parent = &pxa27x_device_pwm0.dev,
 358                 .platform_data = &mainstone_backlight_data,
 359         },
 360 };
 361
 362 static void __init mainstone_backlight_register(void)
 363 {
 364         int ret = platform_device_register(&mainstone_backlight_device);
 365         if (ret)
 366                 printk(KERN_ERR "mainstone: failed to register backlight device: %d\n", ret);
 367 }
 368 #else
 369 #define mainstone_backlight_register()  do { } while (0)
 370 #endif
 371
 372 static struct pxafb_mode_info toshiba_ltm04c380k_mode = {
 373         .pixclock               = 50000,
 374         .xres                   = 640,
 375         .yres                   = 480,
 376         .bpp                    = 16,
 377         .hsync_len              = 1,
 378         .left_margin            = 0x9f,
 379         .right_margin           = 1,
 380         .vsync_len              = 44,
 381         .upper_margin           = 0,
 382         .lower_margin           = 0,
 383         .sync                   = FB_SYNC_HOR_HIGH_ACT|FB_SYNC_VERT_HIGH_ACT,
 384 };
 385
 386 static struct pxafb_mode_info toshiba_ltm035a776c_mode = {
 387         .pixclock               = 110000,
 388         .xres                   = 240,
 389         .yres                   = 320,
 390         .bpp                    = 16,
 391         .hsync_len              = 4,
 392         .left_margin            = 8,
 393         .right_margin           = 20,
 394         .vsync_len              = 3,
 395         .upper_margin           = 1,
 396         .lower_margin           = 10,
 397         .sync                   = FB_SYNC_HOR_HIGH_ACT|FB_SYNC_VERT_HIGH_ACT,
 398 };
 399
 400 static struct pxafb_mach_info mainstone_pxafb_info = {
 401         .num_modes              = 1,
 402         .lcd_conn               = LCD_COLOR_TFT_16BPP | LCD_PCLK_EDGE_FALL,
 403 };
 404
 405 static int mainstone_mci_init(struct device *dev, irq_handler_t mstone_detect_int, void *data)
 406 {
 407         int err;
 408
 409         /* make sure SD/Memory Stick multiplexer's signals
 410          * are routed to MMC controller
 411          */
 412         MST_MSCWR1 &= ~MST_MSCWR1_MS_SEL;
 413
 414         err = request_irq(MAINSTONE_MMC_IRQ, mstone_detect_int, IRQF_DISABLED,
 415                              "MMC card detect", data);
 416         if (err)
 417                 printk(KERN_ERR "mainstone_mci_init: MMC/SD: can't request MMC card detect IRQ\n");
 418
 419         return err;
 420 }
 421
 422 static void mainstone_mci_setpower(struct device *dev, unsigned int vdd)
 423 {
 424         struct pxamci_platform_data* p_d = dev->platform_data;
 425
 426         if (( 1 << vdd) & p_d->ocr_mask) {
 427                 printk(KERN_DEBUG "%s: on\n", __func__);
 428                 MST_MSCWR1 |= MST_MSCWR1_MMC_ON;
 429                 MST_MSCWR1 &= ~MST_MSCWR1_MS_SEL;
 430         } else {
 431                 printk(KERN_DEBUG "%s: off\n", __func__);
 432                 MST_MSCWR1 &= ~MST_MSCWR1_MMC_ON;
 433         }
 434 }
 435
 436 static void mainstone_mci_exit(struct device *dev, void *data)
 437 {
 438         free_irq(MAINSTONE_MMC_IRQ, data);
 439 }
 440
 441 static struct pxamci_platform_data mainstone_mci_platform_data = {
 442         .ocr_mask       = MMC_VDD_32_33|MMC_VDD_33_34,
 443         .init           = mainstone_mci_init,
 444         .setpower       = mainstone_mci_setpower,
 445         .exit           = mainstone_mci_exit,
 446 };
 447
 448 static void mainstone_irda_transceiver_mode(struct device *dev, int mode)
 449 {
 450         unsigned long flags;
 451
 452         local_irq_save(flags);
 453         if (mode & IR_SIRMODE) {
 454                 MST_MSCWR1 &= ~MST_MSCWR1_IRDA_FIR;
 455         } else if (mode & IR_FIRMODE) {
 456                 MST_MSCWR1 |= MST_MSCWR1_IRDA_FIR;
 457         }
 458         if (mode & IR_OFF) {
 459                 MST_MSCWR1 = (MST_MSCWR1 & ~MST_MSCWR1_IRDA_MASK) | MST_MSCWR1_IRDA_OFF;
 460         } else {
 461                 MST_MSCWR1 = (MST_MSCWR1 & ~MST_MSCWR1_IRDA_MASK) | MST_MSCWR1_IRDA_FULL;
 462         }
 463         local_irq_restore(flags);
 464 }
 465
 466 static struct pxaficp_platform_data mainstone_ficp_platform_data = {
 467         .transceiver_cap  = IR_SIRMODE | IR_FIRMODE | IR_OFF,
 468         .transceiver_mode = mainstone_irda_transceiver_mode,
 469 };
 470
 471 static struct gpio_keys_button gpio_keys_button[] = {
 472         [0] = {
 473                 .desc   = "wakeup",
 474                 .code   = KEY_SUSPEND,
 475                 .type   = EV_KEY,
 476                 .gpio   = 1,
 477                 .wakeup = 1,
 478         },
 479 };
 480
 481 static struct gpio_keys_platform_data mainstone_gpio_keys = {
 482         .buttons        = gpio_keys_button,
 483         .nbuttons       = 1,
 484 };
 485
 486 static struct platform_device mst_gpio_keys_device = {
 487         .name           = "gpio-keys",
 488         .id             = -1,
 489         .dev            = {
 490                 .platform_data  = &mainstone_gpio_keys,
 491         },
 492 };
 493
 494 static struct platform_device *platform_devices[] __initdata = {
 495         &smc91x_device,
 496         &mst_flash_device[0],
 497         &mst_flash_device[1],
 498         &mst_gpio_keys_device,
 499 };
 500
 501 static int mainstone_ohci_init(struct device *dev)
 502 {
 503         /* Set the Power Control Polarity Low and Power Sense
 504            Polarity Low to active low. */
 505         UHCHR = (UHCHR | UHCHR_PCPL | UHCHR_PSPL) &
 506                 ~(UHCHR_SSEP1 | UHCHR_SSEP2 | UHCHR_SSEP3 | UHCHR_SSE);
 507
 508         return 0;
 509 }
 510
 511 static struct pxaohci_platform_data mainstone_ohci_platform_data = {
 512         .port_mode      = PMM_PERPORT_MODE,
 513         .init           = mainstone_ohci_init,
 514 };
 515
 516 #if defined(CONFIG_KEYBOARD_PXA27x) || defined(CONFIG_KEYBOARD_PXA27x_MODULES)
 517 static unsigned int mainstone_matrix_keys[] = {
 518         KEY(0, 0, KEY_A), KEY(1, 0, KEY_B), KEY(2, 0, KEY_C),
 519         KEY(3, 0, KEY_D), KEY(4, 0, KEY_E), KEY(5, 0, KEY_F),
 520         KEY(0, 1, KEY_G), KEY(1, 1, KEY_H), KEY(2, 1, KEY_I),
 521         KEY(3, 1, KEY_J), KEY(4, 1, KEY_K), KEY(5, 1, KEY_L),
 522         KEY(0, 2, KEY_M), KEY(1, 2, KEY_N), KEY(2, 2, KEY_O),
 523         KEY(3, 2, KEY_P), KEY(4, 2, KEY_Q), KEY(5, 2, KEY_R),
 524         KEY(0, 3, KEY_S), KEY(1, 3, KEY_T), KEY(2, 3, KEY_U),
 525         KEY(3, 3, KEY_V), KEY(4, 3, KEY_W), KEY(5, 3, KEY_X),
 526         KEY(2, 4, KEY_Y), KEY(3, 4, KEY_Z),
 527
 528         KEY(0, 4, KEY_DOT),     /* . */
 529         KEY(1, 4, KEY_CLOSE),   /* @ */
 530         KEY(4, 4, KEY_SLASH),
 531         KEY(5, 4, KEY_BACKSLASH),
 532         KEY(0, 5, KEY_HOME),
 533         KEY(1, 5, KEY_LEFTSHIFT),
 534         KEY(2, 5, KEY_SPACE),
 535         KEY(3, 5, KEY_SPACE),
 536         KEY(4, 5, KEY_ENTER),
 537         KEY(5, 5, KEY_BACKSPACE),
 538
 539         KEY(0, 6, KEY_UP),
 540         KEY(1, 6, KEY_DOWN),
 541         KEY(2, 6, KEY_LEFT),
 542         KEY(3, 6, KEY_RIGHT),
 543         KEY(4, 6, KEY_SELECT),
 544 };
 545
 546 struct pxa27x_keypad_platform_data mainstone_keypad_info = {
 547         .matrix_key_rows        = 6,
 548         .matrix_key_cols        = 7,
 549         .matrix_key_map         = mainstone_matrix_keys,
 550         .matrix_key_map_size    = ARRAY_SIZE(mainstone_matrix_keys),
 551
 552         .enable_rotary0         = 1,
 553         .rotary0_up_key         = KEY_UP,
 554         .rotary0_down_key       = KEY_DOWN,
 555
 556         .debounce_interval      = 30,
 557 };
 558
 559 static void __init mainstone_init_keypad(void)
 560 {
 561         pxa_set_keypad_info(&mainstone_keypad_info);
 562 }
 563 #else
 564 static inline void mainstone_init_keypad(void) {}
 565 #endif
 566
 567 static void __init mainstone_init(void)
 568 {
 569         int SW7 = 0;  /* FIXME: get from SCR (Mst doc section 3.2.1.1) */
 570
 571         pxa2xx_mfp_config(ARRAY_AND_SIZE(mainstone_pin_config));
 572
 573         mst_flash_data[0].width = (BOOT_DEF & 1) ? 2 : 4;
 574         mst_flash_data[1].width = 4;
 575
 576         /* Compensate for SW7 which swaps the flash banks */
 577         mst_flash_data[SW7].name = "processor-flash";
 578         mst_flash_data[SW7 ^ 1].name = "mainboard-flash";
 579
 580         printk(KERN_NOTICE "Mainstone configured to boot from %s\n",
 581                mst_flash_data[0].name);
 582
 583         /* system bus arbiter setting
 584          * - Core_Park
 585          * - LCD_wt:DMA_wt:CORE_Wt = 2:3:4
 586          */
 587         ARB_CNTRL = ARB_CORE_PARK | 0x234;
 588
 589         platform_add_devices(platform_devices, ARRAY_SIZE(platform_devices));
 590
 591         /* reading Mainstone's "Virtual Configuration Register"
 592            might be handy to select LCD type here */
 593         if (0)
 594                 mainstone_pxafb_info.modes = &toshiba_ltm04c380k_mode;
 595         else
 596                 mainstone_pxafb_info.modes = &toshiba_ltm035a776c_mode;
 597
 598         set_pxa_fb_info(&mainstone_pxafb_info);
 599         mainstone_backlight_register();
 600
 601         pxa_set_mci_info(&mainstone_mci_platform_data);
 602         pxa_set_ficp_info(&mainstone_ficp_platform_data);
 603         pxa_set_ohci_info(&mainstone_ohci_platform_data);
 604         pxa_set_i2c_info(NULL);
 605         pxa_set_ac97_info(&mst_audio_ops);
 606
 607         mainstone_init_keypad();
 608 }
 609
 610
 611 static struct map_desc mainstone_io_desc[] __initdata = {
 612         {       /* CPLD */
 613                 .virtual        =  MST_FPGA_VIRT,
 614                 .pfn            = __phys_to_pfn(MST_FPGA_PHYS),
 615                 .length         = 0x00100000,
 616                 .type           = MT_DEVICE
 617         }
 618 };
 619
 620 static void __init mainstone_map_io(void)
 621 {
 622         pxa_map_io();
 623         iotable_init(mainstone_io_desc, ARRAY_SIZE(mainstone_io_desc));
 624
 625         /*      for use I SRAM as framebuffer.  */
 626         PSLR |= 0xF04;
 627         PCFR = 0x66;
 628 }
 629
 630 MACHINE_START(MAINSTONE, "Intel HCDDBBVA0 Development Platform (aka Mainstone)")
 631         /* Maintainer: MontaVista Software Inc. */
 632         .phys_io        = 0x40000000,
 633         .boot_params    = 0xa0000100,   /* BLOB boot parameter setting */
 634         .io_pg_offst    = (io_p2v(0x40000000) >> 18) & 0xfffc,
 635         .map_io         = mainstone_map_io,
 636         .init_irq       = mainstone_init_irq,
 637         .timer          = &pxa_timer,
 638         .init_machine   = mainstone_init,
 639 MACHINE_END