git.oblomov.eu Git - linux-2.6/blob - drivers/char/agp/intel-agp.c

   1 /*
   2  * Intel AGPGART routines.
   3  */
   4
   5 #include <linux/module.h>
   6 #include <linux/pci.h>
   7 #include <linux/init.h>
   8 #include <linux/kernel.h>
   9 #include <linux/pagemap.h>
  10 #include <linux/agp_backend.h>
  11 #include "agp.h"
  12
  13 #define PCI_DEVICE_ID_INTEL_E7221_HB    0x2588
  14 #define PCI_DEVICE_ID_INTEL_E7221_IG    0x258a
  15 #define PCI_DEVICE_ID_INTEL_82946GZ_HB      0x2970
  16 #define PCI_DEVICE_ID_INTEL_82946GZ_IG      0x2972
  17 #define PCI_DEVICE_ID_INTEL_82G35_HB     0x2980
  18 #define PCI_DEVICE_ID_INTEL_82G35_IG     0x2982
  19 #define PCI_DEVICE_ID_INTEL_82965Q_HB       0x2990
  20 #define PCI_DEVICE_ID_INTEL_82965Q_IG       0x2992
  21 #define PCI_DEVICE_ID_INTEL_82965G_HB       0x29A0
  22 #define PCI_DEVICE_ID_INTEL_82965G_IG       0x29A2
  23 #define PCI_DEVICE_ID_INTEL_82965GM_HB      0x2A00
  24 #define PCI_DEVICE_ID_INTEL_82965GM_IG      0x2A02
  25 #define PCI_DEVICE_ID_INTEL_82965GME_HB     0x2A10
  26 #define PCI_DEVICE_ID_INTEL_82965GME_IG     0x2A12
  27 #define PCI_DEVICE_ID_INTEL_82945GME_HB     0x27AC
  28 #define PCI_DEVICE_ID_INTEL_82945GME_IG     0x27AE
  29 #define PCI_DEVICE_ID_INTEL_IGDGM_HB        0xA010
  30 #define PCI_DEVICE_ID_INTEL_IGDGM_IG        0xA011
  31 #define PCI_DEVICE_ID_INTEL_IGDG_HB         0xA000
  32 #define PCI_DEVICE_ID_INTEL_IGDG_IG         0xA001
  33 #define PCI_DEVICE_ID_INTEL_G33_HB          0x29C0
  34 #define PCI_DEVICE_ID_INTEL_G33_IG          0x29C2
  35 #define PCI_DEVICE_ID_INTEL_Q35_HB          0x29B0
  36 #define PCI_DEVICE_ID_INTEL_Q35_IG          0x29B2
  37 #define PCI_DEVICE_ID_INTEL_Q33_HB          0x29D0
  38 #define PCI_DEVICE_ID_INTEL_Q33_IG          0x29D2
  39 #define PCI_DEVICE_ID_INTEL_GM45_HB         0x2A40
  40 #define PCI_DEVICE_ID_INTEL_GM45_IG         0x2A42
  41 #define PCI_DEVICE_ID_INTEL_IGD_E_HB        0x2E00
  42 #define PCI_DEVICE_ID_INTEL_IGD_E_IG        0x2E02
  43 #define PCI_DEVICE_ID_INTEL_Q45_HB          0x2E10
  44 #define PCI_DEVICE_ID_INTEL_Q45_IG          0x2E12
  45 #define PCI_DEVICE_ID_INTEL_G45_HB          0x2E20
  46 #define PCI_DEVICE_ID_INTEL_G45_IG          0x2E22
  47 #define PCI_DEVICE_ID_INTEL_G41_HB          0x2E30
  48 #define PCI_DEVICE_ID_INTEL_G41_IG          0x2E32
  49
  50 /* cover 915 and 945 variants */
  51 #define IS_I915 (agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_E7221_HB || \
  52                  agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_82915G_HB || \
  53                  agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_82915GM_HB || \
  54                  agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_82945G_HB || \
  55                  agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_82945GM_HB || \
  56                  agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_82945GME_HB)
  57
  58 #define IS_I965 (agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_82946GZ_HB || \
  59                  agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_82G35_HB || \
  60                  agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_82965Q_HB || \
  61                  agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_82965G_HB || \
  62                  agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_82965GM_HB || \
  63                  agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_82965GME_HB)
  64
  65 #define IS_G33 (agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_G33_HB || \
  66                 agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_Q35_HB || \
  67                 agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_Q33_HB || \
  68                 agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_IGDGM_HB || \
  69                 agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_IGDG_HB)
  70
  71 #define IS_IGD (agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_IGDGM_HB || \
  72                 agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_IGDG_HB)
  73
  74 #define IS_G4X (agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_IGD_E_HB || \
  75                 agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_Q45_HB || \
  76                 agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_G45_HB || \
  77                 agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_GM45_HB || \
  78                 agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_G41_HB)
  79
  80 extern int agp_memory_reserved;
  81
  82
  83 /* Intel 815 register */
  84 #define INTEL_815_APCONT        0x51
  85 #define INTEL_815_ATTBASE_MASK  ~0x1FFFFFFF
  86
  87 /* Intel i820 registers */
  88 #define INTEL_I820_RDCR         0x51
  89 #define INTEL_I820_ERRSTS       0xc8
  90
  91 /* Intel i840 registers */
  92 #define INTEL_I840_MCHCFG       0x50
  93 #define INTEL_I840_ERRSTS       0xc8
  94
  95 /* Intel i850 registers */
  96 #define INTEL_I850_MCHCFG       0x50
  97 #define INTEL_I850_ERRSTS       0xc8
  98
  99 /* intel 915G registers */
 100 #define I915_GMADDR     0x18
 101 #define I915_MMADDR     0x10
 102 #define I915_PTEADDR    0x1C
 103 #define I915_GMCH_GMS_STOLEN_48M        (0x6 << 4)
 104 #define I915_GMCH_GMS_STOLEN_64M        (0x7 << 4)
 105 #define G33_GMCH_GMS_STOLEN_128M        (0x8 << 4)
 106 #define G33_GMCH_GMS_STOLEN_256M        (0x9 << 4)
 107 #define INTEL_GMCH_GMS_STOLEN_96M       (0xa << 4)
 108 #define INTEL_GMCH_GMS_STOLEN_160M      (0xb << 4)
 109 #define INTEL_GMCH_GMS_STOLEN_224M      (0xc << 4)
 110 #define INTEL_GMCH_GMS_STOLEN_352M      (0xd << 4)
 111
 112 #define I915_IFPADDR    0x60
 113
 114 /* Intel 965G registers */
 115 #define I965_MSAC 0x62
 116 #define I965_IFPADDR    0x70
 117
 118 /* Intel 7505 registers */
 119 #define INTEL_I7505_APSIZE      0x74
 120 #define INTEL_I7505_NCAPID      0x60
 121 #define INTEL_I7505_NISTAT      0x6c
 122 #define INTEL_I7505_ATTBASE     0x78
 123 #define INTEL_I7505_ERRSTS      0x42
 124 #define INTEL_I7505_AGPCTRL     0x70
 125 #define INTEL_I7505_MCHCFG      0x50
 126
 127 static const struct aper_size_info_fixed intel_i810_sizes[] =
 128 {
 129         {64, 16384, 4},
 130         /* The 32M mode still requires a 64k gatt */
 131         {32, 8192, 4}
 132 };
 133
 134 #define AGP_DCACHE_MEMORY       1
 135 #define AGP_PHYS_MEMORY         2
 136 #define INTEL_AGP_CACHED_MEMORY 3
 137
 138 static struct gatt_mask intel_i810_masks[] =
 139 {
 140         {.mask = I810_PTE_VALID, .type = 0},
 141         {.mask = (I810_PTE_VALID | I810_PTE_LOCAL), .type = AGP_DCACHE_MEMORY},
 142         {.mask = I810_PTE_VALID, .type = 0},
 143         {.mask = I810_PTE_VALID | I830_PTE_SYSTEM_CACHED,
 144          .type = INTEL_AGP_CACHED_MEMORY}
 145 };
 146
 147 static struct _intel_private {
 148         struct pci_dev *pcidev; /* device one */
 149         u8 __iomem *registers;
 150         u32 __iomem *gtt;               /* I915G */
 151         int num_dcache_entries;
 152         /* gtt_entries is the number of gtt entries that are already mapped
 153          * to stolen memory.  Stolen memory is larger than the memory mapped
 154          * through gtt_entries, as it includes some reserved space for the BIOS
 155          * popup and for the GTT.
 156          */
 157         int gtt_entries;                        /* i830+ */
 158         union {
 159                 void __iomem *i9xx_flush_page;
 160                 void *i8xx_flush_page;
 161         };
 162         struct page *i8xx_page;
 163         struct resource ifp_resource;
 164         int resource_valid;
 165 } intel_private;
 166
 167 static int intel_i810_fetch_size(void)
 168 {
 169         u32 smram_miscc;
 170         struct aper_size_info_fixed *values;
 171
 172         pci_read_config_dword(agp_bridge->dev, I810_SMRAM_MISCC, &smram_miscc);
 173         values = A_SIZE_FIX(agp_bridge->driver->aperture_sizes);
 174
 175         if ((smram_miscc & I810_GMS) == I810_GMS_DISABLE) {
 176                 dev_warn(&agp_bridge->dev->dev, "i810 is disabled\n");
 177                 return 0;
 178         }
 179         if ((smram_miscc & I810_GFX_MEM_WIN_SIZE) == I810_GFX_MEM_WIN_32M) {
 180                 agp_bridge->previous_size =
 181                         agp_bridge->current_size = (void *) (values + 1);
 182                 agp_bridge->aperture_size_idx = 1;
 183                 return values[1].size;
 184         } else {
 185                 agp_bridge->previous_size =
 186                         agp_bridge->current_size = (void *) (values);
 187                 agp_bridge->aperture_size_idx = 0;
 188                 return values[0].size;
 189         }
 190
 191         return 0;
 192 }
 193
 194 static int intel_i810_configure(void)
 195 {
 196         struct aper_size_info_fixed *current_size;
 197         u32 temp;
 198         int i;
 199
 200         current_size = A_SIZE_FIX(agp_bridge->current_size);
 201
 202         if (!intel_private.registers) {
 203                 pci_read_config_dword(intel_private.pcidev, I810_MMADDR, &temp);
 204                 temp &= 0xfff80000;
 205
 206                 intel_private.registers = ioremap(temp, 128 * 4096);
 207                 if (!intel_private.registers) {
 208                         dev_err(&intel_private.pcidev->dev,
 209                                 "can't remap memory\n");
 210                         return -ENOMEM;
 211                 }
 212         }
 213
 214         if ((readl(intel_private.registers+I810_DRAM_CTL)
 215                 & I810_DRAM_ROW_0) == I810_DRAM_ROW_0_SDRAM) {
 216                 /* This will need to be dynamically assigned */
 217                 dev_info(&intel_private.pcidev->dev,
 218                          "detected 4MB dedicated video ram\n");
 219                 intel_private.num_dcache_entries = 1024;
 220         }
 221         pci_read_config_dword(intel_private.pcidev, I810_GMADDR, &temp);
 222         agp_bridge->gart_bus_addr = (temp & PCI_BASE_ADDRESS_MEM_MASK);
 223         writel(agp_bridge->gatt_bus_addr | I810_PGETBL_ENABLED, intel_private.registers+I810_PGETBL_CTL);
 224         readl(intel_private.registers+I810_PGETBL_CTL); /* PCI Posting. */
 225
 226         if (agp_bridge->driver->needs_scratch_page) {
 227                 for (i = 0; i < current_size->num_entries; i++) {
 228                         writel(agp_bridge->scratch_page, intel_private.registers+I810_PTE_BASE+(i*4));
 229                 }
 230                 readl(intel_private.registers+I810_PTE_BASE+((i-1)*4)); /* PCI posting. */
 231         }
 232         global_cache_flush();
 233         return 0;
 234 }
 235
 236 static void intel_i810_cleanup(void)
 237 {
 238         writel(0, intel_private.registers+I810_PGETBL_CTL);
 239         readl(intel_private.registers); /* PCI Posting. */
 240         iounmap(intel_private.registers);
 241 }
 242
 243 static void intel_i810_tlbflush(struct agp_memory *mem)
 244 {
 245         return;
 246 }
 247
 248 static void intel_i810_agp_enable(struct agp_bridge_data *bridge, u32 mode)
 249 {
 250         return;
 251 }
 252
 253 /* Exists to support ARGB cursors */
 254 static void *i8xx_alloc_pages(void)
 255 {
 256         struct page *page;
 257
 258         page = alloc_pages(GFP_KERNEL | GFP_DMA32, 2);
 259         if (page == NULL)
 260                 return NULL;
 261
 262         if (set_pages_uc(page, 4) < 0) {
 263                 set_pages_wb(page, 4);
 264                 __free_pages(page, 2);
 265                 return NULL;
 266         }
 267         get_page(page);
 268         atomic_inc(&agp_bridge->current_memory_agp);
 269         return page_address(page);
 270 }
 271
 272 static void i8xx_destroy_pages(void *addr)
 273 {
 274         struct page *page;
 275
 276         if (addr == NULL)
 277                 return;
 278
 279         page = virt_to_page(addr);
 280         set_pages_wb(page, 4);
 281         put_page(page);
 282         __free_pages(page, 2);
 283         atomic_dec(&agp_bridge->current_memory_agp);
 284 }
 285
 286 static int intel_i830_type_to_mask_type(struct agp_bridge_data *bridge,
 287                                         int type)
 288 {
 289         if (type < AGP_USER_TYPES)
 290                 return type;
 291         else if (type == AGP_USER_CACHED_MEMORY)
 292                 return INTEL_AGP_CACHED_MEMORY;
 293         else
 294                 return 0;
 295 }
 296
 297 static int intel_i810_insert_entries(struct agp_memory *mem, off_t pg_start,
 298                                 int type)
 299 {
 300         int i, j, num_entries;
 301         void *temp;
 302         int ret = -EINVAL;
 303         int mask_type;
 304
 305         if (mem->page_count == 0)
 306                 goto out;
 307
 308         temp = agp_bridge->current_size;
 309         num_entries = A_SIZE_FIX(temp)->num_entries;
 310
 311         if ((pg_start + mem->page_count) > num_entries)
 312                 goto out_err;
 313
 314
 315         for (j = pg_start; j < (pg_start + mem->page_count); j++) {
 316                 if (!PGE_EMPTY(agp_bridge, readl(agp_bridge->gatt_table+j))) {
 317                         ret = -EBUSY;
 318                         goto out_err;
 319                 }
 320         }
 321
 322         if (type != mem->type)
 323                 goto out_err;
 324
 325         mask_type = agp_bridge->driver->agp_type_to_mask_type(agp_bridge, type);
 326
 327         switch (mask_type) {
 328         case AGP_DCACHE_MEMORY:
 329                 if (!mem->is_flushed)
 330                         global_cache_flush();
 331                 for (i = pg_start; i < (pg_start + mem->page_count); i++) {
 332                         writel((i*4096)|I810_PTE_LOCAL|I810_PTE_VALID,
 333                                intel_private.registers+I810_PTE_BASE+(i*4));
 334                 }
 335                 readl(intel_private.registers+I810_PTE_BASE+((i-1)*4));
 336                 break;
 337         case AGP_PHYS_MEMORY:
 338         case AGP_NORMAL_MEMORY:
 339                 if (!mem->is_flushed)
 340                         global_cache_flush();
 341                 for (i = 0, j = pg_start; i < mem->page_count; i++, j++) {
 342                         writel(agp_bridge->driver->mask_memory(agp_bridge,
 343                                                                mem->memory[i],
 344                                                                mask_type),
 345                                intel_private.registers+I810_PTE_BASE+(j*4));
 346                 }
 347                 readl(intel_private.registers+I810_PTE_BASE+((j-1)*4));
 348                 break;
 349         default:
 350                 goto out_err;
 351         }
 352
 353         agp_bridge->driver->tlb_flush(mem);
 354 out:
 355         ret = 0;
 356 out_err:
 357         mem->is_flushed = true;
 358         return ret;
 359 }
 360
 361 static int intel_i810_remove_entries(struct agp_memory *mem, off_t pg_start,
 362                                 int type)
 363 {
 364         int i;
 365
 366         if (mem->page_count == 0)
 367                 return 0;
 368
 369         for (i = pg_start; i < (mem->page_count + pg_start); i++) {
 370                 writel(agp_bridge->scratch_page, intel_private.registers+I810_PTE_BASE+(i*4));
 371         }
 372         readl(intel_private.registers+I810_PTE_BASE+((i-1)*4));
 373
 374         agp_bridge->driver->tlb_flush(mem);
 375         return 0;
 376 }
 377
 378 /*
 379  * The i810/i830 requires a physical address to program its mouse
 380  * pointer into hardware.
 381  * However the Xserver still writes to it through the agp aperture.
 382  */
 383 static struct agp_memory *alloc_agpphysmem_i8xx(size_t pg_count, int type)
 384 {
 385         struct agp_memory *new;
 386         void *addr;
 387
 388         switch (pg_count) {
 389         case 1: addr = agp_bridge->driver->agp_alloc_page(agp_bridge);
 390                 break;
 391         case 4:
 392                 /* kludge to get 4 physical pages for ARGB cursor */
 393                 addr = i8xx_alloc_pages();
 394                 break;
 395         default:
 396                 return NULL;
 397         }
 398
 399         if (addr == NULL)
 400                 return NULL;
 401
 402         new = agp_create_memory(pg_count);
 403         if (new == NULL)
 404                 return NULL;
 405
 406         new->memory[0] = virt_to_gart(addr);
 407         if (pg_count == 4) {
 408                 /* kludge to get 4 physical pages for ARGB cursor */
 409                 new->memory[1] = new->memory[0] + PAGE_SIZE;
 410                 new->memory[2] = new->memory[1] + PAGE_SIZE;
 411                 new->memory[3] = new->memory[2] + PAGE_SIZE;
 412         }
 413         new->page_count = pg_count;
 414         new->num_scratch_pages = pg_count;
 415         new->type = AGP_PHYS_MEMORY;
 416         new->physical = new->memory[0];
 417         return new;
 418 }
 419
 420 static struct agp_memory *intel_i810_alloc_by_type(size_t pg_count, int type)
 421 {
 422         struct agp_memory *new;
 423
 424         if (type == AGP_DCACHE_MEMORY) {
 425                 if (pg_count != intel_private.num_dcache_entries)
 426                         return NULL;
 427
 428                 new = agp_create_memory(1);
 429                 if (new == NULL)
 430                         return NULL;
 431
 432                 new->type = AGP_DCACHE_MEMORY;
 433                 new->page_count = pg_count;
 434                 new->num_scratch_pages = 0;
 435                 agp_free_page_array(new);
 436                 return new;
 437         }
 438         if (type == AGP_PHYS_MEMORY)
 439                 return alloc_agpphysmem_i8xx(pg_count, type);
 440         return NULL;
 441 }
 442
 443 static void intel_i810_free_by_type(struct agp_memory *curr)
 444 {
 445         agp_free_key(curr->key);
 446         if (curr->type == AGP_PHYS_MEMORY) {
 447                 if (curr->page_count == 4)
 448                         i8xx_destroy_pages(gart_to_virt(curr->memory[0]));
 449                 else {
 450                         void *va = gart_to_virt(curr->memory[0]);
 451
 452                         agp_bridge->driver->agp_destroy_page(va,
 453                                                              AGP_PAGE_DESTROY_UNMAP);
 454                         agp_bridge->driver->agp_destroy_page(va,
 455                                                              AGP_PAGE_DESTROY_FREE);
 456                 }
 457                 agp_free_page_array(curr);
 458         }
 459         kfree(curr);
 460 }
 461
 462 static unsigned long intel_i810_mask_memory(struct agp_bridge_data *bridge,
 463         unsigned long addr, int type)
 464 {
 465         /* Type checking must be done elsewhere */
 466         return addr | bridge->driver->masks[type].mask;
 467 }
 468
 469 static struct aper_size_info_fixed intel_i830_sizes[] =
 470 {
 471         {128, 32768, 5},
 472         /* The 64M mode still requires a 128k gatt */
 473         {64, 16384, 5},
 474         {256, 65536, 6},
 475         {512, 131072, 7},
 476 };
 477
 478 static void intel_i830_init_gtt_entries(void)
 479 {
 480         u16 gmch_ctrl;
 481         int gtt_entries;
 482         u8 rdct;
 483         int local = 0;
 484         static const int ddt[4] = { 0, 16, 32, 64 };
 485         int size; /* reserved space (in kb) at the top of stolen memory */
 486
 487         pci_read_config_word(agp_bridge->dev, I830_GMCH_CTRL, &gmch_ctrl);
 488
 489         if (IS_I965) {
 490                 u32 pgetbl_ctl;
 491                 pgetbl_ctl = readl(intel_private.registers+I810_PGETBL_CTL);
 492
 493                 /* The 965 has a field telling us the size of the GTT,
 494                  * which may be larger than what is necessary to map the
 495                  * aperture.
 496                  */
 497                 switch (pgetbl_ctl & I965_PGETBL_SIZE_MASK) {
 498                 case I965_PGETBL_SIZE_128KB:
 499                         size = 128;
 500                         break;
 501                 case I965_PGETBL_SIZE_256KB:
 502                         size = 256;
 503                         break;
 504                 case I965_PGETBL_SIZE_512KB:
 505                         size = 512;
 506                         break;
 507                 case I965_PGETBL_SIZE_1MB:
 508                         size = 1024;
 509                         break;
 510                 case I965_PGETBL_SIZE_2MB:
 511                         size = 2048;
 512                         break;
 513                 case I965_PGETBL_SIZE_1_5MB:
 514                         size = 1024 + 512;
 515                         break;
 516                 default:
 517                         dev_info(&intel_private.pcidev->dev,
 518                                  "unknown page table size, assuming 512KB\n");
 519                         size = 512;
 520                 }
 521                 size += 4; /* add in BIOS popup space */
 522         } else if (IS_G33 && !IS_IGD) {
 523         /* G33's GTT size defined in gmch_ctrl */
 524                 switch (gmch_ctrl & G33_PGETBL_SIZE_MASK) {
 525                 case G33_PGETBL_SIZE_1M:
 526                         size = 1024;
 527                         break;
 528                 case G33_PGETBL_SIZE_2M:
 529                         size = 2048;
 530                         break;
 531                 default:
 532                         dev_info(&agp_bridge->dev->dev,
 533                                  "unknown page table size 0x%x, assuming 512KB\n",
 534                                 (gmch_ctrl & G33_PGETBL_SIZE_MASK));
 535                         size = 512;
 536                 }
 537                 size += 4;
 538         } else if (IS_G4X || IS_IGD) {
 539                 /* On 4 series hardware, GTT stolen is separate from graphics
 540                  * stolen, ignore it in stolen gtt entries counting.  However,
 541                  * 4KB of the stolen memory doesn't get mapped to the GTT.
 542                  */
 543                 size = 4;
 544         } else {
 545                 /* On previous hardware, the GTT size was just what was
 546                  * required to map the aperture.
 547                  */
 548                 size = agp_bridge->driver->fetch_size() + 4;
 549         }
 550
 551         if (agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_82830_HB ||
 552             agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_82845G_HB) {
 553                 switch (gmch_ctrl & I830_GMCH_GMS_MASK) {
 554                 case I830_GMCH_GMS_STOLEN_512:
 555                         gtt_entries = KB(512) - KB(size);
 556                         break;
 557                 case I830_GMCH_GMS_STOLEN_1024:
 558                         gtt_entries = MB(1) - KB(size);
 559                         break;
 560                 case I830_GMCH_GMS_STOLEN_8192:
 561                         gtt_entries = MB(8) - KB(size);
 562                         break;
 563                 case I830_GMCH_GMS_LOCAL:
 564                         rdct = readb(intel_private.registers+I830_RDRAM_CHANNEL_TYPE);
 565                         gtt_entries = (I830_RDRAM_ND(rdct) + 1) *
 566                                         MB(ddt[I830_RDRAM_DDT(rdct)]);
 567                         local = 1;
 568                         break;
 569                 default:
 570                         gtt_entries = 0;
 571                         break;
 572                 }
 573         } else {
 574                 switch (gmch_ctrl & I855_GMCH_GMS_MASK) {
 575                 case I855_GMCH_GMS_STOLEN_1M:
 576                         gtt_entries = MB(1) - KB(size);
 577                         break;
 578                 case I855_GMCH_GMS_STOLEN_4M:
 579                         gtt_entries = MB(4) - KB(size);
 580                         break;
 581                 case I855_GMCH_GMS_STOLEN_8M:
 582                         gtt_entries = MB(8) - KB(size);
 583                         break;
 584                 case I855_GMCH_GMS_STOLEN_16M:
 585                         gtt_entries = MB(16) - KB(size);
 586                         break;
 587                 case I855_GMCH_GMS_STOLEN_32M:
 588                         gtt_entries = MB(32) - KB(size);
 589                         break;
 590                 case I915_GMCH_GMS_STOLEN_48M:
 591                         /* Check it's really I915G */
 592                         if (IS_I915 || IS_I965 || IS_G33 || IS_G4X)
 593                                 gtt_entries = MB(48) - KB(size);
 594                         else
 595                                 gtt_entries = 0;
 596                         break;
 597                 case I915_GMCH_GMS_STOLEN_64M:
 598                         /* Check it's really I915G */
 599                         if (IS_I915 || IS_I965 || IS_G33 || IS_G4X)
 600                                 gtt_entries = MB(64) - KB(size);
 601                         else
 602                                 gtt_entries = 0;
 603                         break;
 604                 case G33_GMCH_GMS_STOLEN_128M:
 605                         if (IS_G33 || IS_I965 || IS_G4X)
 606                                 gtt_entries = MB(128) - KB(size);
 607                         else
 608                                 gtt_entries = 0;
 609                         break;
 610                 case G33_GMCH_GMS_STOLEN_256M:
 611                         if (IS_G33 || IS_I965 || IS_G4X)
 612                                 gtt_entries = MB(256) - KB(size);
 613                         else
 614                                 gtt_entries = 0;
 615                         break;
 616                 case INTEL_GMCH_GMS_STOLEN_96M:
 617                         if (IS_I965 || IS_G4X)
 618                                 gtt_entries = MB(96) - KB(size);
 619                         else
 620                                 gtt_entries = 0;
 621                         break;
 622                 case INTEL_GMCH_GMS_STOLEN_160M:
 623                         if (IS_I965 || IS_G4X)
 624                                 gtt_entries = MB(160) - KB(size);
 625                         else
 626                                 gtt_entries = 0;
 627                         break;
 628                 case INTEL_GMCH_GMS_STOLEN_224M:
 629                         if (IS_I965 || IS_G4X)
 630                                 gtt_entries = MB(224) - KB(size);
 631                         else
 632                                 gtt_entries = 0;
 633                         break;
 634                 case INTEL_GMCH_GMS_STOLEN_352M:
 635                         if (IS_I965 || IS_G4X)
 636                                 gtt_entries = MB(352) - KB(size);
 637                         else
 638                                 gtt_entries = 0;
 639                         break;
 640                 default:
 641                         gtt_entries = 0;
 642                         break;
 643                 }
 644         }
 645         if (gtt_entries > 0) {
 646                 dev_info(&agp_bridge->dev->dev, "detected %dK %s memory\n",
 647                        gtt_entries / KB(1), local ? "local" : "stolen");
 648                 gtt_entries /= KB(4);
 649         } else {
 650                 dev_info(&agp_bridge->dev->dev,
 651                        "no pre-allocated video memory detected\n");
 652                 gtt_entries = 0;
 653         }
 654
 655         intel_private.gtt_entries = gtt_entries;
 656 }
 657
 658 static void intel_i830_fini_flush(void)
 659 {
 660         kunmap(intel_private.i8xx_page);
 661         intel_private.i8xx_flush_page = NULL;
 662         unmap_page_from_agp(intel_private.i8xx_page);
 663
 664         __free_page(intel_private.i8xx_page);
 665         intel_private.i8xx_page = NULL;
 666 }
 667
 668 static void intel_i830_setup_flush(void)
 669 {
 670         /* return if we've already set the flush mechanism up */
 671         if (intel_private.i8xx_page)
 672                 return;
 673
 674         intel_private.i8xx_page = alloc_page(GFP_KERNEL | __GFP_ZERO | GFP_DMA32);
 675         if (!intel_private.i8xx_page)
 676                 return;
 677
 678         /* make page uncached */
 679         map_page_into_agp(intel_private.i8xx_page);
 680
 681         intel_private.i8xx_flush_page = kmap(intel_private.i8xx_page);
 682         if (!intel_private.i8xx_flush_page)
 683                 intel_i830_fini_flush();
 684 }
 685
 686 static void intel_i830_chipset_flush(struct agp_bridge_data *bridge)
 687 {
 688         unsigned int *pg = intel_private.i8xx_flush_page;
 689         int i;
 690
 691         for (i = 0; i < 256; i += 2)
 692                 *(pg + i) = i;
 693
 694         wmb();
 695 }
 696
 697 /* The intel i830 automatically initializes the agp aperture during POST.
 698  * Use the memory already set aside for in the GTT.
 699  */
 700 static int intel_i830_create_gatt_table(struct agp_bridge_data *bridge)
 701 {
 702         int page_order;
 703         struct aper_size_info_fixed *size;
 704         int num_entries;
 705         u32 temp;
 706
 707         size = agp_bridge->current_size;
 708         page_order = size->page_order;
 709         num_entries = size->num_entries;
 710         agp_bridge->gatt_table_real = NULL;
 711
 712         pci_read_config_dword(intel_private.pcidev, I810_MMADDR, &temp);
 713         temp &= 0xfff80000;
 714
 715         intel_private.registers = ioremap(temp, 128 * 4096);
 716         if (!intel_private.registers)
 717                 return -ENOMEM;
 718
 719         temp = readl(intel_private.registers+I810_PGETBL_CTL) & 0xfffff000;
 720         global_cache_flush();   /* FIXME: ?? */
 721
 722         /* we have to call this as early as possible after the MMIO base address is known */
 723         intel_i830_init_gtt_entries();
 724
 725         agp_bridge->gatt_table = NULL;
 726
 727         agp_bridge->gatt_bus_addr = temp;
 728
 729         return 0;
 730 }
 731
 732 /* Return the gatt table to a sane state. Use the top of stolen
 733  * memory for the GTT.
 734  */
 735 static int intel_i830_free_gatt_table(struct agp_bridge_data *bridge)
 736 {
 737         return 0;
 738 }
 739
 740 static int intel_i830_fetch_size(void)
 741 {
 742         u16 gmch_ctrl;
 743         struct aper_size_info_fixed *values;
 744
 745         values = A_SIZE_FIX(agp_bridge->driver->aperture_sizes);
 746
 747         if (agp_bridge->dev->device != PCI_DEVICE_ID_INTEL_82830_HB &&
 748             agp_bridge->dev->device != PCI_DEVICE_ID_INTEL_82845G_HB) {
 749                 /* 855GM/852GM/865G has 128MB aperture size */
 750                 agp_bridge->previous_size = agp_bridge->current_size = (void *) values;
 751                 agp_bridge->aperture_size_idx = 0;
 752                 return values[0].size;
 753         }
 754
 755         pci_read_config_word(agp_bridge->dev, I830_GMCH_CTRL, &gmch_ctrl);
 756
 757         if ((gmch_ctrl & I830_GMCH_MEM_MASK) == I830_GMCH_MEM_128M) {
 758                 agp_bridge->previous_size = agp_bridge->current_size = (void *) values;
 759                 agp_bridge->aperture_size_idx = 0;
 760                 return values[0].size;
 761         } else {
 762                 agp_bridge->previous_size = agp_bridge->current_size = (void *) (values + 1);
 763                 agp_bridge->aperture_size_idx = 1;
 764                 return values[1].size;
 765         }
 766
 767         return 0;
 768 }
 769
 770 static int intel_i830_configure(void)
 771 {
 772         struct aper_size_info_fixed *current_size;
 773         u32 temp;
 774         u16 gmch_ctrl;
 775         int i;
 776
 777         current_size = A_SIZE_FIX(agp_bridge->current_size);
 778
 779         pci_read_config_dword(intel_private.pcidev, I810_GMADDR, &temp);
 780         agp_bridge->gart_bus_addr = (temp & PCI_BASE_ADDRESS_MEM_MASK);
 781
 782         pci_read_config_word(agp_bridge->dev, I830_GMCH_CTRL, &gmch_ctrl);
 783         gmch_ctrl |= I830_GMCH_ENABLED;
 784         pci_write_config_word(agp_bridge->dev, I830_GMCH_CTRL, gmch_ctrl);
 785
 786         writel(agp_bridge->gatt_bus_addr|I810_PGETBL_ENABLED, intel_private.registers+I810_PGETBL_CTL);
 787         readl(intel_private.registers+I810_PGETBL_CTL); /* PCI Posting. */
 788
 789         if (agp_bridge->driver->needs_scratch_page) {
 790                 for (i = intel_private.gtt_entries; i < current_size->num_entries; i++) {
 791                         writel(agp_bridge->scratch_page, intel_private.registers+I810_PTE_BASE+(i*4));
 792                 }
 793                 readl(intel_private.registers+I810_PTE_BASE+((i-1)*4)); /* PCI Posting. */
 794         }
 795
 796         global_cache_flush();
 797
 798         intel_i830_setup_flush();
 799         return 0;
 800 }
 801
 802 static void intel_i830_cleanup(void)
 803 {
 804         iounmap(intel_private.registers);
 805 }
 806
 807 static int intel_i830_insert_entries(struct agp_memory *mem, off_t pg_start,
 808                                      int type)
 809 {
 810         int i, j, num_entries;
 811         void *temp;
 812         int ret = -EINVAL;
 813         int mask_type;
 814
 815         if (mem->page_count == 0)
 816                 goto out;
 817
 818         temp = agp_bridge->current_size;
 819         num_entries = A_SIZE_FIX(temp)->num_entries;
 820
 821         if (pg_start < intel_private.gtt_entries) {
 822                 dev_printk(KERN_DEBUG, &intel_private.pcidev->dev,
 823                            "pg_start == 0x%.8lx, intel_private.gtt_entries == 0x%.8x\n",
 824                            pg_start, intel_private.gtt_entries);
 825
 826                 dev_info(&intel_private.pcidev->dev,
 827                          "trying to insert into local/stolen memory\n");
 828                 goto out_err;
 829         }
 830
 831         if ((pg_start + mem->page_count) > num_entries)
 832                 goto out_err;
 833
 834         /* The i830 can't check the GTT for entries since its read only,
 835          * depend on the caller to make the correct offset decisions.
 836          */
 837
 838         if (type != mem->type)
 839                 goto out_err;
 840
 841         mask_type = agp_bridge->driver->agp_type_to_mask_type(agp_bridge, type);
 842
 843         if (mask_type != 0 && mask_type != AGP_PHYS_MEMORY &&
 844             mask_type != INTEL_AGP_CACHED_MEMORY)
 845                 goto out_err;
 846
 847         if (!mem->is_flushed)
 848                 global_cache_flush();
 849
 850         for (i = 0, j = pg_start; i < mem->page_count; i++, j++) {
 851                 writel(agp_bridge->driver->mask_memory(agp_bridge,
 852                                                        mem->memory[i], mask_type),
 853                        intel_private.registers+I810_PTE_BASE+(j*4));
 854         }
 855         readl(intel_private.registers+I810_PTE_BASE+((j-1)*4));
 856         agp_bridge->driver->tlb_flush(mem);
 857
 858 out:
 859         ret = 0;
 860 out_err:
 861         mem->is_flushed = true;
 862         return ret;
 863 }
 864
 865 static int intel_i830_remove_entries(struct agp_memory *mem, off_t pg_start,
 866                                      int type)
 867 {
 868         int i;
 869
 870         if (mem->page_count == 0)
 871                 return 0;
 872
 873         if (pg_start < intel_private.gtt_entries) {
 874                 dev_info(&intel_private.pcidev->dev,
 875                          "trying to disable local/stolen memory\n");
 876                 return -EINVAL;
 877         }
 878
 879         for (i = pg_start; i < (mem->page_count + pg_start); i++) {
 880                 writel(agp_bridge->scratch_page, intel_private.registers+I810_PTE_BASE+(i*4));
 881         }
 882         readl(intel_private.registers+I810_PTE_BASE+((i-1)*4));
 883
 884         agp_bridge->driver->tlb_flush(mem);
 885         return 0;
 886 }
 887
 888 static struct agp_memory *intel_i830_alloc_by_type(size_t pg_count, int type)
 889 {
 890         if (type == AGP_PHYS_MEMORY)
 891                 return alloc_agpphysmem_i8xx(pg_count, type);
 892         /* always return NULL for other allocation types for now */
 893         return NULL;
 894 }
 895
 896 static int intel_alloc_chipset_flush_resource(void)
 897 {
 898         int ret;
 899         ret = pci_bus_alloc_resource(agp_bridge->dev->bus, &intel_private.ifp_resource, PAGE_SIZE,
 900                                      PAGE_SIZE, PCIBIOS_MIN_MEM, 0,
 901                                      pcibios_align_resource, agp_bridge->dev);
 902
 903         return ret;
 904 }
 905
 906 static void intel_i915_setup_chipset_flush(void)
 907 {
 908         int ret;
 909         u32 temp;
 910
 911         pci_read_config_dword(agp_bridge->dev, I915_IFPADDR, &temp);
 912         if (!(temp & 0x1)) {
 913                 intel_alloc_chipset_flush_resource();
 914                 intel_private.resource_valid = 1;
 915                 pci_write_config_dword(agp_bridge->dev, I915_IFPADDR, (intel_private.ifp_resource.start & 0xffffffff) | 0x1);
 916         } else {
 917                 temp &= ~1;
 918
 919                 intel_private.resource_valid = 1;
 920                 intel_private.ifp_resource.start = temp;
 921                 intel_private.ifp_resource.end = temp + PAGE_SIZE;
 922                 ret = request_resource(&iomem_resource, &intel_private.ifp_resource);
 923                 /* some BIOSes reserve this area in a pnp some don't */
 924                 if (ret)
 925                         intel_private.resource_valid = 0;
 926         }
 927 }
 928
 929 static void intel_i965_g33_setup_chipset_flush(void)
 930 {
 931         u32 temp_hi, temp_lo;
 932         int ret;
 933
 934         pci_read_config_dword(agp_bridge->dev, I965_IFPADDR + 4, &temp_hi);
 935         pci_read_config_dword(agp_bridge->dev, I965_IFPADDR, &temp_lo);
 936
 937         if (!(temp_lo & 0x1)) {
 938
 939                 intel_alloc_chipset_flush_resource();
 940
 941                 intel_private.resource_valid = 1;
 942                 pci_write_config_dword(agp_bridge->dev, I965_IFPADDR + 4,
 943                         upper_32_bits(intel_private.ifp_resource.start));
 944                 pci_write_config_dword(agp_bridge->dev, I965_IFPADDR, (intel_private.ifp_resource.start & 0xffffffff) | 0x1);
 945         } else {
 946                 u64 l64;
 947
 948                 temp_lo &= ~0x1;
 949                 l64 = ((u64)temp_hi << 32) | temp_lo;
 950
 951                 intel_private.resource_valid = 1;
 952                 intel_private.ifp_resource.start = l64;
 953                 intel_private.ifp_resource.end = l64 + PAGE_SIZE;
 954                 ret = request_resource(&iomem_resource, &intel_private.ifp_resource);
 955                 /* some BIOSes reserve this area in a pnp some don't */
 956                 if (ret)
 957                         intel_private.resource_valid = 0;
 958         }
 959 }
 960
 961 static void intel_i9xx_setup_flush(void)
 962 {
 963         /* return if already configured */
 964         if (intel_private.ifp_resource.start)
 965                 return;
 966
 967         /* setup a resource for this object */
 968         intel_private.ifp_resource.name = "Intel Flush Page";
 969         intel_private.ifp_resource.flags = IORESOURCE_MEM;
 970
 971         /* Setup chipset flush for 915 */
 972         if (IS_I965 || IS_G33 || IS_G4X) {
 973                 intel_i965_g33_setup_chipset_flush();
 974         } else {
 975                 intel_i915_setup_chipset_flush();
 976         }
 977
 978         if (intel_private.ifp_resource.start) {
 979                 intel_private.i9xx_flush_page = ioremap_nocache(intel_private.ifp_resource.start, PAGE_SIZE);
 980                 if (!intel_private.i9xx_flush_page)
 981                         dev_info(&intel_private.pcidev->dev, "can't ioremap flush page - no chipset flushing");
 982         }
 983 }
 984
 985 static int intel_i915_configure(void)
 986 {
 987         struct aper_size_info_fixed *current_size;
 988         u32 temp;
 989         u16 gmch_ctrl;
 990         int i;
 991
 992         current_size = A_SIZE_FIX(agp_bridge->current_size);
 993
 994         pci_read_config_dword(intel_private.pcidev, I915_GMADDR, &temp);
 995
 996         agp_bridge->gart_bus_addr = (temp & PCI_BASE_ADDRESS_MEM_MASK);
 997
 998         pci_read_config_word(agp_bridge->dev, I830_GMCH_CTRL, &gmch_ctrl);
 999         gmch_ctrl |= I830_GMCH_ENABLED;
1000         pci_write_config_word(agp_bridge->dev, I830_GMCH_CTRL, gmch_ctrl);
1001
1002         writel(agp_bridge->gatt_bus_addr|I810_PGETBL_ENABLED, intel_private.registers+I810_PGETBL_CTL);
1003         readl(intel_private.registers+I810_PGETBL_CTL); /* PCI Posting. */
1004
1005         if (agp_bridge->driver->needs_scratch_page) {
1006                 for (i = intel_private.gtt_entries; i < current_size->num_entries; i++) {
1007                         writel(agp_bridge->scratch_page, intel_private.gtt+i);
1008                 }
1009                 readl(intel_private.gtt+i-1);   /* PCI Posting. */
1010         }
1011
1012         global_cache_flush();
1013
1014         intel_i9xx_setup_flush();
1015
1016         return 0;
1017 }
1018
1019 static void intel_i915_cleanup(void)
1020 {
1021         if (intel_private.i9xx_flush_page)
1022                 iounmap(intel_private.i9xx_flush_page);
1023         if (intel_private.resource_valid)
1024                 release_resource(&intel_private.ifp_resource);
1025         intel_private.ifp_resource.start = 0;
1026         intel_private.resource_valid = 0;
1027         iounmap(intel_private.gtt);
1028         iounmap(intel_private.registers);
1029 }
1030
1031 static void intel_i915_chipset_flush(struct agp_bridge_data *bridge)
1032 {
1033         if (intel_private.i9xx_flush_page)
1034                 writel(1, intel_private.i9xx_flush_page);
1035 }
1036
1037 static int intel_i915_insert_entries(struct agp_memory *mem, off_t pg_start,
1038                                      int type)
1039 {
1040         int i, j, num_entries;
1041         void *temp;
1042         int ret = -EINVAL;
1043         int mask_type;
1044
1045         if (mem->page_count == 0)
1046                 goto out;
1047
1048         temp = agp_bridge->current_size;
1049         num_entries = A_SIZE_FIX(temp)->num_entries;
1050
1051         if (pg_start < intel_private.gtt_entries) {
1052                 dev_printk(KERN_DEBUG, &intel_private.pcidev->dev,
1053                            "pg_start == 0x%.8lx, intel_private.gtt_entries == 0x%.8x\n",
1054                            pg_start, intel_private.gtt_entries);
1055
1056                 dev_info(&intel_private.pcidev->dev,
1057                          "trying to insert into local/stolen memory\n");
1058                 goto out_err;
1059         }
1060
1061         if ((pg_start + mem->page_count) > num_entries)
1062                 goto out_err;
1063
1064         /* The i915 can't check the GTT for entries since its read only,
1065          * depend on the caller to make the correct offset decisions.
1066          */
1067
1068         if (type != mem->type)
1069                 goto out_err;
1070
1071         mask_type = agp_bridge->driver->agp_type_to_mask_type(agp_bridge, type);
1072
1073         if (mask_type != 0 && mask_type != AGP_PHYS_MEMORY &&
1074             mask_type != INTEL_AGP_CACHED_MEMORY)
1075                 goto out_err;
1076
1077         if (!mem->is_flushed)
1078                 global_cache_flush();
1079
1080         for (i = 0, j = pg_start; i < mem->page_count; i++, j++) {
1081                 writel(agp_bridge->driver->mask_memory(agp_bridge,
1082                         mem->memory[i], mask_type), intel_private.gtt+j);
1083         }
1084
1085         readl(intel_private.gtt+j-1);
1086         agp_bridge->driver->tlb_flush(mem);
1087
1088  out:
1089         ret = 0;
1090  out_err:
1091         mem->is_flushed = true;
1092         return ret;
1093 }
1094
1095 static int intel_i915_remove_entries(struct agp_memory *mem, off_t pg_start,
1096                                      int type)
1097 {
1098         int i;
1099
1100         if (mem->page_count == 0)
1101                 return 0;
1102
1103         if (pg_start < intel_private.gtt_entries) {
1104                 dev_info(&intel_private.pcidev->dev,
1105                          "trying to disable local/stolen memory\n");
1106                 return -EINVAL;
1107         }
1108
1109         for (i = pg_start; i < (mem->page_count + pg_start); i++)
1110                 writel(agp_bridge->scratch_page, intel_private.gtt+i);
1111
1112         readl(intel_private.gtt+i-1);
1113
1114         agp_bridge->driver->tlb_flush(mem);
1115         return 0;
1116 }
1117
1118 /* Return the aperture size by just checking the resource length.  The effect
1119  * described in the spec of the MSAC registers is just changing of the
1120  * resource size.
1121  */
1122 static int intel_i9xx_fetch_size(void)
1123 {
1124         int num_sizes = ARRAY_SIZE(intel_i830_sizes);
1125         int aper_size; /* size in megabytes */
1126         int i;
1127
1128         aper_size = pci_resource_len(intel_private.pcidev, 2) / MB(1);
1129
1130         for (i = 0; i < num_sizes; i++) {
1131                 if (aper_size == intel_i830_sizes[i].size) {
1132                         agp_bridge->current_size = intel_i830_sizes + i;
1133                         agp_bridge->previous_size = agp_bridge->current_size;
1134                         return aper_size;
1135                 }
1136         }
1137
1138         return 0;
1139 }
1140
1141 /* The intel i915 automatically initializes the agp aperture during POST.
1142  * Use the memory already set aside for in the GTT.
1143  */
1144 static int intel_i915_create_gatt_table(struct agp_bridge_data *bridge)
1145 {
1146         int page_order;
1147         struct aper_size_info_fixed *size;
1148         int num_entries;
1149         u32 temp, temp2;
1150         int gtt_map_size = 256 * 1024;
1151
1152         size = agp_bridge->current_size;
1153         page_order = size->page_order;
1154         num_entries = size->num_entries;
1155         agp_bridge->gatt_table_real = NULL;
1156
1157         pci_read_config_dword(intel_private.pcidev, I915_MMADDR, &temp);
1158         pci_read_config_dword(intel_private.pcidev, I915_PTEADDR, &temp2);
1159
1160         if (IS_G33)
1161             gtt_map_size = 1024 * 1024; /* 1M on G33 */
1162         intel_private.gtt = ioremap(temp2, gtt_map_size);
1163         if (!intel_private.gtt)
1164                 return -ENOMEM;
1165
1166         temp &= 0xfff80000;
1167
1168         intel_private.registers = ioremap(temp, 128 * 4096);
1169         if (!intel_private.registers) {
1170                 iounmap(intel_private.gtt);
1171                 return -ENOMEM;
1172         }
1173
1174         temp = readl(intel_private.registers+I810_PGETBL_CTL) & 0xfffff000;
1175         global_cache_flush();   /* FIXME: ? */
1176
1177         /* we have to call this as early as possible after the MMIO base address is known */
1178         intel_i830_init_gtt_entries();
1179
1180         agp_bridge->gatt_table = NULL;
1181
1182         agp_bridge->gatt_bus_addr = temp;
1183
1184         return 0;
1185 }
1186
1187 /*
1188  * The i965 supports 36-bit physical addresses, but to keep
1189  * the format of the GTT the same, the bits that don't fit
1190  * in a 32-bit word are shifted down to bits 4..7.
1191  *
1192  * Gcc is smart enough to notice that "(addr >> 28) & 0xf0"
1193  * is always zero on 32-bit architectures, so no need to make
1194  * this conditional.
1195  */
1196 static unsigned long intel_i965_mask_memory(struct agp_bridge_data *bridge,
1197         unsigned long addr, int type)
1198 {
1199         /* Shift high bits down */
1200         addr |= (addr >> 28) & 0xf0;
1201
1202         /* Type checking must be done elsewhere */
1203         return addr | bridge->driver->masks[type].mask;
1204 }
1205
1206 static void intel_i965_get_gtt_range(int *gtt_offset, int *gtt_size)
1207 {
1208         switch (agp_bridge->dev->device) {
1209         case PCI_DEVICE_ID_INTEL_GM45_HB:
1210         case PCI_DEVICE_ID_INTEL_IGD_E_HB:
1211         case PCI_DEVICE_ID_INTEL_Q45_HB:
1212         case PCI_DEVICE_ID_INTEL_G45_HB:
1213         case PCI_DEVICE_ID_INTEL_G41_HB:
1214                 *gtt_offset = *gtt_size = MB(2);
1215                 break;
1216         default:
1217                 *gtt_offset = *gtt_size = KB(512);
1218         }
1219 }
1220
1221 /* The intel i965 automatically initializes the agp aperture during POST.
1222  * Use the memory already set aside for in the GTT.
1223  */
1224 static int intel_i965_create_gatt_table(struct agp_bridge_data *bridge)
1225 {
1226         int page_order;
1227         struct aper_size_info_fixed *size;
1228         int num_entries;
1229         u32 temp;
1230         int gtt_offset, gtt_size;
1231
1232         size = agp_bridge->current_size;
1233         page_order = size->page_order;
1234         num_entries = size->num_entries;
1235         agp_bridge->gatt_table_real = NULL;
1236
1237         pci_read_config_dword(intel_private.pcidev, I915_MMADDR, &temp);
1238
1239         temp &= 0xfff00000;
1240
1241         intel_i965_get_gtt_range(&gtt_offset, &gtt_size);
1242
1243         intel_private.gtt = ioremap((temp + gtt_offset) , gtt_size);
1244
1245         if (!intel_private.gtt)
1246                 return -ENOMEM;
1247
1248         intel_private.registers = ioremap(temp, 128 * 4096);
1249         if (!intel_private.registers) {
1250                 iounmap(intel_private.gtt);
1251                 return -ENOMEM;
1252         }
1253
1254         temp = readl(intel_private.registers+I810_PGETBL_CTL) & 0xfffff000;
1255         global_cache_flush();   /* FIXME: ? */
1256
1257         /* we have to call this as early as possible after the MMIO base address is known */
1258         intel_i830_init_gtt_entries();
1259
1260         agp_bridge->gatt_table = NULL;
1261
1262         agp_bridge->gatt_bus_addr = temp;
1263
1264         return 0;
1265 }
1266
1267
1268 static int intel_fetch_size(void)
1269 {
1270         int i;
1271         u16 temp;
1272         struct aper_size_info_16 *values;
1273
1274         pci_read_config_word(agp_bridge->dev, INTEL_APSIZE, &temp);
1275         values = A_SIZE_16(agp_bridge->driver->aperture_sizes);
1276
1277         for (i = 0; i < agp_bridge->driver->num_aperture_sizes; i++) {
1278                 if (temp == values[i].size_value) {
1279                         agp_bridge->previous_size = agp_bridge->current_size = (void *) (values + i);
1280                         agp_bridge->aperture_size_idx = i;
1281                         return values[i].size;
1282                 }
1283         }
1284
1285         return 0;
1286 }
1287
1288 static int __intel_8xx_fetch_size(u8 temp)
1289 {
1290         int i;
1291         struct aper_size_info_8 *values;
1292
1293         values = A_SIZE_8(agp_bridge->driver->aperture_sizes);
1294
1295         for (i = 0; i < agp_bridge->driver->num_aperture_sizes; i++) {
1296                 if (temp == values[i].size_value) {
1297                         agp_bridge->previous_size =
1298                                 agp_bridge->current_size = (void *) (values + i);
1299                         agp_bridge->aperture_size_idx = i;
1300                         return values[i].size;
1301                 }
1302         }
1303         return 0;
1304 }
1305
1306 static int intel_8xx_fetch_size(void)
1307 {
1308         u8 temp;
1309
1310         pci_read_config_byte(agp_bridge->dev, INTEL_APSIZE, &temp);
1311         return __intel_8xx_fetch_size(temp);
1312 }
1313
1314 static int intel_815_fetch_size(void)
1315 {
1316         u8 temp;
1317
1318         /* Intel 815 chipsets have a _weird_ APSIZE register with only
1319          * one non-reserved bit, so mask the others out ... */
1320         pci_read_config_byte(agp_bridge->dev, INTEL_APSIZE, &temp);
1321         temp &= (1 << 3);
1322
1323         return __intel_8xx_fetch_size(temp);
1324 }
1325
1326 static void intel_tlbflush(struct agp_memory *mem)
1327 {
1328         pci_write_config_dword(agp_bridge->dev, INTEL_AGPCTRL, 0x2200);
1329         pci_write_config_dword(agp_bridge->dev, INTEL_AGPCTRL, 0x2280);
1330 }
1331
1332
1333 static void intel_8xx_tlbflush(struct agp_memory *mem)
1334 {
1335         u32 temp;
1336         pci_read_config_dword(agp_bridge->dev, INTEL_AGPCTRL, &temp);
1337         pci_write_config_dword(agp_bridge->dev, INTEL_AGPCTRL, temp & ~(1 << 7));
1338         pci_read_config_dword(agp_bridge->dev, INTEL_AGPCTRL, &temp);
1339         pci_write_config_dword(agp_bridge->dev, INTEL_AGPCTRL, temp | (1 << 7));
1340 }
1341
1342
1343 static void intel_cleanup(void)
1344 {
1345         u16 temp;
1346         struct aper_size_info_16 *previous_size;
1347
1348         previous_size = A_SIZE_16(agp_bridge->previous_size);
1349         pci_read_config_word(agp_bridge->dev, INTEL_NBXCFG, &temp);
1350         pci_write_config_word(agp_bridge->dev, INTEL_NBXCFG, temp & ~(1 << 9));
1351         pci_write_config_word(agp_bridge->dev, INTEL_APSIZE, previous_size->size_value);
1352 }
1353
1354
1355 static void intel_8xx_cleanup(void)
1356 {
1357         u16 temp;
1358         struct aper_size_info_8 *previous_size;
1359
1360         previous_size = A_SIZE_8(agp_bridge->previous_size);
1361         pci_read_config_word(agp_bridge->dev, INTEL_NBXCFG, &temp);
1362         pci_write_config_word(agp_bridge->dev, INTEL_NBXCFG, temp & ~(1 << 9));
1363         pci_write_config_byte(agp_bridge->dev, INTEL_APSIZE, previous_size->size_value);
1364 }
1365
1366
1367 static int intel_configure(void)
1368 {
1369         u32 temp;
1370         u16 temp2;
1371         struct aper_size_info_16 *current_size;
1372
1373         current_size = A_SIZE_16(agp_bridge->current_size);
1374
1375         /* aperture size */
1376         pci_write_config_word(agp_bridge->dev, INTEL_APSIZE, current_size->size_value);
1377
1378         /* address to map to */
1379         pci_read_config_dword(agp_bridge->dev, AGP_APBASE, &temp);
1380         agp_bridge->gart_bus_addr = (temp & PCI_BASE_ADDRESS_MEM_MASK);
1381
1382         /* attbase - aperture base */
1383         pci_write_config_dword(agp_bridge->dev, INTEL_ATTBASE, agp_bridge->gatt_bus_addr);
1384
1385         /* agpctrl */
1386         pci_write_config_dword(agp_bridge->dev, INTEL_AGPCTRL, 0x2280);
1387
1388         /* paccfg/nbxcfg */
1389         pci_read_config_word(agp_bridge->dev, INTEL_NBXCFG, &temp2);
1390         pci_write_config_word(agp_bridge->dev, INTEL_NBXCFG,
1391                         (temp2 & ~(1 << 10)) | (1 << 9));
1392         /* clear any possible error conditions */
1393         pci_write_config_byte(agp_bridge->dev, INTEL_ERRSTS + 1, 7);
1394         return 0;
1395 }
1396
1397 static int intel_815_configure(void)
1398 {
1399         u32 temp, addr;
1400         u8 temp2;
1401         struct aper_size_info_8 *current_size;
1402
1403         /* attbase - aperture base */
1404         /* the Intel 815 chipset spec. says that bits 29-31 in the
1405         * ATTBASE register are reserved -> try not to write them */
1406         if (agp_bridge->gatt_bus_addr & INTEL_815_ATTBASE_MASK) {
1407                 dev_emerg(&agp_bridge->dev->dev, "gatt bus addr too high");
1408                 return -EINVAL;
1409         }
1410
1411         current_size = A_SIZE_8(agp_bridge->current_size);
1412
1413         /* aperture size */
1414         pci_write_config_byte(agp_bridge->dev, INTEL_APSIZE,
1415                         current_size->size_value);
1416
1417         /* address to map to */
1418         pci_read_config_dword(agp_bridge->dev, AGP_APBASE, &temp);
1419         agp_bridge->gart_bus_addr = (temp & PCI_BASE_ADDRESS_MEM_MASK);
1420
1421         pci_read_config_dword(agp_bridge->dev, INTEL_ATTBASE, &addr);
1422         addr &= INTEL_815_ATTBASE_MASK;
1423         addr |= agp_bridge->gatt_bus_addr;
1424         pci_write_config_dword(agp_bridge->dev, INTEL_ATTBASE, addr);
1425
1426         /* agpctrl */
1427         pci_write_config_dword(agp_bridge->dev, INTEL_AGPCTRL, 0x0000);
1428
1429         /* apcont */
1430         pci_read_config_byte(agp_bridge->dev, INTEL_815_APCONT, &temp2);
1431         pci_write_config_byte(agp_bridge->dev, INTEL_815_APCONT, temp2 | (1 << 1));
1432
1433         /* clear any possible error conditions */
1434         /* Oddness : this chipset seems to have no ERRSTS register ! */
1435         return 0;
1436 }
1437
1438 static void intel_820_tlbflush(struct agp_memory *mem)
1439 {
1440         return;
1441 }
1442
1443 static void intel_820_cleanup(void)
1444 {
1445         u8 temp;
1446         struct aper_size_info_8 *previous_size;
1447
1448         previous_size = A_SIZE_8(agp_bridge->previous_size);
1449         pci_read_config_byte(agp_bridge->dev, INTEL_I820_RDCR, &temp);
1450         pci_write_config_byte(agp_bridge->dev, INTEL_I820_RDCR,
1451                         temp & ~(1 << 1));
1452         pci_write_config_byte(agp_bridge->dev, INTEL_APSIZE,
1453                         previous_size->size_value);
1454 }
1455
1456
1457 static int intel_820_configure(void)
1458 {
1459         u32 temp;
1460         u8 temp2;
1461         struct aper_size_info_8 *current_size;
1462
1463         current_size = A_SIZE_8(agp_bridge->current_size);
1464
1465         /* aperture size */
1466         pci_write_config_byte(agp_bridge->dev, INTEL_APSIZE, current_size->size_value);
1467
1468         /* address to map to */
1469         pci_read_config_dword(agp_bridge->dev, AGP_APBASE, &temp);
1470         agp_bridge->gart_bus_addr = (temp & PCI_BASE_ADDRESS_MEM_MASK);
1471
1472         /* attbase - aperture base */
1473         pci_write_config_dword(agp_bridge->dev, INTEL_ATTBASE, agp_bridge->gatt_bus_addr);
1474
1475         /* agpctrl */
1476         pci_write_config_dword(agp_bridge->dev, INTEL_AGPCTRL, 0x0000);
1477
1478         /* global enable aperture access */
1479         /* This flag is not accessed through MCHCFG register as in */
1480         /* i850 chipset. */
1481         pci_read_config_byte(agp_bridge->dev, INTEL_I820_RDCR, &temp2);
1482         pci_write_config_byte(agp_bridge->dev, INTEL_I820_RDCR, temp2 | (1 << 1));
1483         /* clear any possible AGP-related error conditions */
1484         pci_write_config_word(agp_bridge->dev, INTEL_I820_ERRSTS, 0x001c);
1485         return 0;
1486 }
1487
1488 static int intel_840_configure(void)
1489 {
1490         u32 temp;
1491         u16 temp2;
1492         struct aper_size_info_8 *current_size;
1493
1494         current_size = A_SIZE_8(agp_bridge->current_size);
1495
1496         /* aperture size */
1497         pci_write_config_byte(agp_bridge->dev, INTEL_APSIZE, current_size->size_value);
1498
1499         /* address to map to */
1500         pci_read_config_dword(agp_bridge->dev, AGP_APBASE, &temp);
1501         agp_bridge->gart_bus_addr = (temp & PCI_BASE_ADDRESS_MEM_MASK);
1502
1503         /* attbase - aperture base */
1504         pci_write_config_dword(agp_bridge->dev, INTEL_ATTBASE, agp_bridge->gatt_bus_addr);
1505
1506         /* agpctrl */
1507         pci_write_config_dword(agp_bridge->dev, INTEL_AGPCTRL, 0x0000);
1508
1509         /* mcgcfg */
1510         pci_read_config_word(agp_bridge->dev, INTEL_I840_MCHCFG, &temp2);
1511         pci_write_config_word(agp_bridge->dev, INTEL_I840_MCHCFG, temp2 | (1 << 9));
1512         /* clear any possible error conditions */
1513         pci_write_config_word(agp_bridge->dev, INTEL_I840_ERRSTS, 0xc000);
1514         return 0;
1515 }
1516
1517 static int intel_845_configure(void)
1518 {
1519         u32 temp;
1520         u8 temp2;
1521         struct aper_size_info_8 *current_size;
1522
1523         current_size = A_SIZE_8(agp_bridge->current_size);
1524
1525         /* aperture size */
1526         pci_write_config_byte(agp_bridge->dev, INTEL_APSIZE, current_size->size_value);
1527
1528         if (agp_bridge->apbase_config != 0) {
1529                 pci_write_config_dword(agp_bridge->dev, AGP_APBASE,
1530                                        agp_bridge->apbase_config);
1531         } else {
1532                 /* address to map to */
1533                 pci_read_config_dword(agp_bridge->dev, AGP_APBASE, &temp);
1534                 agp_bridge->gart_bus_addr = (temp & PCI_BASE_ADDRESS_MEM_MASK);
1535                 agp_bridge->apbase_config = temp;
1536         }
1537
1538         /* attbase - aperture base */
1539         pci_write_config_dword(agp_bridge->dev, INTEL_ATTBASE, agp_bridge->gatt_bus_addr);
1540
1541         /* agpctrl */
1542         pci_write_config_dword(agp_bridge->dev, INTEL_AGPCTRL, 0x0000);
1543
1544         /* agpm */
1545         pci_read_config_byte(agp_bridge->dev, INTEL_I845_AGPM, &temp2);
1546         pci_write_config_byte(agp_bridge->dev, INTEL_I845_AGPM, temp2 | (1 << 1));
1547         /* clear any possible error conditions */
1548         pci_write_config_word(agp_bridge->dev, INTEL_I845_ERRSTS, 0x001c);
1549
1550         intel_i830_setup_flush();
1551         return 0;
1552 }
1553
1554 static int intel_850_configure(void)
1555 {
1556         u32 temp;
1557         u16 temp2;
1558         struct aper_size_info_8 *current_size;
1559
1560         current_size = A_SIZE_8(agp_bridge->current_size);
1561
1562         /* aperture size */
1563         pci_write_config_byte(agp_bridge->dev, INTEL_APSIZE, current_size->size_value);
1564
1565         /* address to map to */
1566         pci_read_config_dword(agp_bridge->dev, AGP_APBASE, &temp);
1567         agp_bridge->gart_bus_addr = (temp & PCI_BASE_ADDRESS_MEM_MASK);
1568
1569         /* attbase - aperture base */
1570         pci_write_config_dword(agp_bridge->dev, INTEL_ATTBASE, agp_bridge->gatt_bus_addr);
1571
1572         /* agpctrl */
1573         pci_write_config_dword(agp_bridge->dev, INTEL_AGPCTRL, 0x0000);
1574
1575         /* mcgcfg */
1576         pci_read_config_word(agp_bridge->dev, INTEL_I850_MCHCFG, &temp2);
1577         pci_write_config_word(agp_bridge->dev, INTEL_I850_MCHCFG, temp2 | (1 << 9));
1578         /* clear any possible AGP-related error conditions */
1579         pci_write_config_word(agp_bridge->dev, INTEL_I850_ERRSTS, 0x001c);
1580         return 0;
1581 }
1582
1583 static int intel_860_configure(void)
1584 {
1585         u32 temp;
1586         u16 temp2;
1587         struct aper_size_info_8 *current_size;
1588
1589         current_size = A_SIZE_8(agp_bridge->current_size);
1590
1591         /* aperture size */
1592         pci_write_config_byte(agp_bridge->dev, INTEL_APSIZE, current_size->size_value);
1593
1594         /* address to map to */
1595         pci_read_config_dword(agp_bridge->dev, AGP_APBASE, &temp);
1596         agp_bridge->gart_bus_addr = (temp & PCI_BASE_ADDRESS_MEM_MASK);
1597
1598         /* attbase - aperture base */
1599         pci_write_config_dword(agp_bridge->dev, INTEL_ATTBASE, agp_bridge->gatt_bus_addr);
1600
1601         /* agpctrl */
1602         pci_write_config_dword(agp_bridge->dev, INTEL_AGPCTRL, 0x0000);
1603
1604         /* mcgcfg */
1605         pci_read_config_word(agp_bridge->dev, INTEL_I860_MCHCFG, &temp2);
1606         pci_write_config_word(agp_bridge->dev, INTEL_I860_MCHCFG, temp2 | (1 << 9));
1607         /* clear any possible AGP-related error conditions */
1608         pci_write_config_word(agp_bridge->dev, INTEL_I860_ERRSTS, 0xf700);
1609         return 0;
1610 }
1611
1612 static int intel_830mp_configure(void)
1613 {
1614         u32 temp;
1615         u16 temp2;
1616         struct aper_size_info_8 *current_size;
1617
1618         current_size = A_SIZE_8(agp_bridge->current_size);
1619
1620         /* aperture size */
1621         pci_write_config_byte(agp_bridge->dev, INTEL_APSIZE, current_size->size_value);
1622
1623         /* address to map to */
1624         pci_read_config_dword(agp_bridge->dev, AGP_APBASE, &temp);
1625         agp_bridge->gart_bus_addr = (temp & PCI_BASE_ADDRESS_MEM_MASK);
1626
1627         /* attbase - aperture base */
1628         pci_write_config_dword(agp_bridge->dev, INTEL_ATTBASE, agp_bridge->gatt_bus_addr);
1629
1630         /* agpctrl */
1631         pci_write_config_dword(agp_bridge->dev, INTEL_AGPCTRL, 0x0000);
1632
1633         /* gmch */
1634         pci_read_config_word(agp_bridge->dev, INTEL_NBXCFG, &temp2);
1635         pci_write_config_word(agp_bridge->dev, INTEL_NBXCFG, temp2 | (1 << 9));
1636         /* clear any possible AGP-related error conditions */
1637         pci_write_config_word(agp_bridge->dev, INTEL_I830_ERRSTS, 0x1c);
1638         return 0;
1639 }
1640
1641 static int intel_7505_configure(void)
1642 {
1643         u32 temp;
1644         u16 temp2;
1645         struct aper_size_info_8 *current_size;
1646
1647         current_size = A_SIZE_8(agp_bridge->current_size);
1648
1649         /* aperture size */
1650         pci_write_config_byte(agp_bridge->dev, INTEL_APSIZE, current_size->size_value);
1651
1652         /* address to map to */
1653         pci_read_config_dword(agp_bridge->dev, AGP_APBASE, &temp);
1654         agp_bridge->gart_bus_addr = (temp & PCI_BASE_ADDRESS_MEM_MASK);
1655
1656         /* attbase - aperture base */
1657         pci_write_config_dword(agp_bridge->dev, INTEL_ATTBASE, agp_bridge->gatt_bus_addr);
1658
1659         /* agpctrl */
1660         pci_write_config_dword(agp_bridge->dev, INTEL_AGPCTRL, 0x0000);
1661
1662         /* mchcfg */
1663         pci_read_config_word(agp_bridge->dev, INTEL_I7505_MCHCFG, &temp2);
1664         pci_write_config_word(agp_bridge->dev, INTEL_I7505_MCHCFG, temp2 | (1 << 9));
1665
1666         return 0;
1667 }
1668
1669 /* Setup function */
1670 static const struct gatt_mask intel_generic_masks[] =
1671 {
1672         {.mask = 0x00000017, .type = 0}
1673 };
1674
1675 static const struct aper_size_info_8 intel_815_sizes[2] =
1676 {
1677         {64, 16384, 4, 0},
1678         {32, 8192, 3, 8},
1679 };
1680
1681 static const struct aper_size_info_8 intel_8xx_sizes[7] =
1682 {
1683         {256, 65536, 6, 0},
1684         {128, 32768, 5, 32},
1685         {64, 16384, 4, 48},
1686         {32, 8192, 3, 56},
1687         {16, 4096, 2, 60},
1688         {8, 2048, 1, 62},
1689         {4, 1024, 0, 63}
1690 };
1691
1692 static const struct aper_size_info_16 intel_generic_sizes[7] =
1693 {
1694         {256, 65536, 6, 0},
1695         {128, 32768, 5, 32},
1696         {64, 16384, 4, 48},
1697         {32, 8192, 3, 56},
1698         {16, 4096, 2, 60},
1699         {8, 2048, 1, 62},
1700         {4, 1024, 0, 63}
1701 };
1702
1703 static const struct aper_size_info_8 intel_830mp_sizes[4] =
1704 {
1705         {256, 65536, 6, 0},
1706         {128, 32768, 5, 32},
1707         {64, 16384, 4, 48},
1708         {32, 8192, 3, 56}
1709 };
1710
1711 static const struct agp_bridge_driver intel_generic_driver = {
1712         .owner                  = THIS_MODULE,
1713         .aperture_sizes         = intel_generic_sizes,
1714         .size_type              = U16_APER_SIZE,
1715         .num_aperture_sizes     = 7,
1716         .configure              = intel_configure,
1717         .fetch_size             = intel_fetch_size,
1718         .cleanup                = intel_cleanup,
1719         .tlb_flush              = intel_tlbflush,
1720         .mask_memory            = agp_generic_mask_memory,
1721         .masks                  = intel_generic_masks,
1722         .agp_enable             = agp_generic_enable,
1723         .cache_flush            = global_cache_flush,
1724         .create_gatt_table      = agp_generic_create_gatt_table,
1725         .free_gatt_table        = agp_generic_free_gatt_table,
1726         .insert_memory          = agp_generic_insert_memory,
1727         .remove_memory          = agp_generic_remove_memory,
1728         .alloc_by_type          = agp_generic_alloc_by_type,
1729         .free_by_type           = agp_generic_free_by_type,
1730         .agp_alloc_page         = agp_generic_alloc_page,
1731         .agp_alloc_pages        = agp_generic_alloc_pages,
1732         .agp_destroy_page       = agp_generic_destroy_page,
1733         .agp_destroy_pages      = agp_generic_destroy_pages,
1734         .agp_type_to_mask_type  = agp_generic_type_to_mask_type,
1735 };
1736
1737 static const struct agp_bridge_driver intel_810_driver = {
1738         .owner                  = THIS_MODULE,
1739         .aperture_sizes         = intel_i810_sizes,
1740         .size_type              = FIXED_APER_SIZE,
1741         .num_aperture_sizes     = 2,
1742         .needs_scratch_page     = true,
1743         .configure              = intel_i810_configure,
1744         .fetch_size             = intel_i810_fetch_size,
1745         .cleanup                = intel_i810_cleanup,
1746         .tlb_flush              = intel_i810_tlbflush,
1747         .mask_memory            = intel_i810_mask_memory,
1748         .masks                  = intel_i810_masks,
1749         .agp_enable             = intel_i810_agp_enable,
1750         .cache_flush            = global_cache_flush,
1751         .create_gatt_table      = agp_generic_create_gatt_table,
1752         .free_gatt_table        = agp_generic_free_gatt_table,
1753         .insert_memory          = intel_i810_insert_entries,
1754         .remove_memory          = intel_i810_remove_entries,
1755         .alloc_by_type          = intel_i810_alloc_by_type,
1756         .free_by_type           = intel_i810_free_by_type,
1757         .agp_alloc_page         = agp_generic_alloc_page,
1758         .agp_alloc_pages        = agp_generic_alloc_pages,
1759         .agp_destroy_page       = agp_generic_destroy_page,
1760         .agp_destroy_pages      = agp_generic_destroy_pages,
1761         .agp_type_to_mask_type  = agp_generic_type_to_mask_type,
1762 };
1763
1764 static const struct agp_bridge_driver intel_815_driver = {
1765         .owner                  = THIS_MODULE,
1766         .aperture_sizes         = intel_815_sizes,
1767         .size_type              = U8_APER_SIZE,
1768         .num_aperture_sizes     = 2,
1769         .configure              = intel_815_configure,
1770         .fetch_size             = intel_815_fetch_size,
1771         .cleanup                = intel_8xx_cleanup,
1772         .tlb_flush              = intel_8xx_tlbflush,
1773         .mask_memory            = agp_generic_mask_memory,
1774         .masks                  = intel_generic_masks,
1775         .agp_enable             = agp_generic_enable,
1776         .cache_flush            = global_cache_flush,
1777         .create_gatt_table      = agp_generic_create_gatt_table,
1778         .free_gatt_table        = agp_generic_free_gatt_table,
1779         .insert_memory          = agp_generic_insert_memory,
1780         .remove_memory          = agp_generic_remove_memory,
1781         .alloc_by_type          = agp_generic_alloc_by_type,
1782         .free_by_type           = agp_generic_free_by_type,
1783         .agp_alloc_page         = agp_generic_alloc_page,
1784         .agp_alloc_pages        = agp_generic_alloc_pages,
1785         .agp_destroy_page       = agp_generic_destroy_page,
1786         .agp_destroy_pages      = agp_generic_destroy_pages,
1787         .agp_type_to_mask_type  = agp_generic_type_to_mask_type,
1788 };
1789
1790 static const struct agp_bridge_driver intel_830_driver = {
1791         .owner                  = THIS_MODULE,
1792         .aperture_sizes         = intel_i830_sizes,
1793         .size_type              = FIXED_APER_SIZE,
1794         .num_aperture_sizes     = 4,
1795         .needs_scratch_page     = true,
1796         .configure              = intel_i830_configure,
1797         .fetch_size             = intel_i830_fetch_size,
1798         .cleanup                = intel_i830_cleanup,
1799         .tlb_flush              = intel_i810_tlbflush,
1800         .mask_memory            = intel_i810_mask_memory,
1801         .masks                  = intel_i810_masks,
1802         .agp_enable             = intel_i810_agp_enable,
1803         .cache_flush            = global_cache_flush,
1804         .create_gatt_table      = intel_i830_create_gatt_table,
1805         .free_gatt_table        = intel_i830_free_gatt_table,
1806         .insert_memory          = intel_i830_insert_entries,
1807         .remove_memory          = intel_i830_remove_entries,
1808         .alloc_by_type          = intel_i830_alloc_by_type,
1809         .free_by_type           = intel_i810_free_by_type,
1810         .agp_alloc_page         = agp_generic_alloc_page,
1811         .agp_alloc_pages        = agp_generic_alloc_pages,
1812         .agp_destroy_page       = agp_generic_destroy_page,
1813         .agp_destroy_pages      = agp_generic_destroy_pages,
1814         .agp_type_to_mask_type  = intel_i830_type_to_mask_type,
1815         .chipset_flush          = intel_i830_chipset_flush,
1816 };
1817
1818 static const struct agp_bridge_driver intel_820_driver = {
1819         .owner                  = THIS_MODULE,
1820         .aperture_sizes         = intel_8xx_sizes,
1821         .size_type              = U8_APER_SIZE,
1822         .num_aperture_sizes     = 7,
1823         .configure              = intel_820_configure,
1824         .fetch_size             = intel_8xx_fetch_size,
1825         .cleanup                = intel_820_cleanup,
1826         .tlb_flush              = intel_820_tlbflush,
1827         .mask_memory            = agp_generic_mask_memory,
1828         .masks                  = intel_generic_masks,
1829         .agp_enable             = agp_generic_enable,
1830         .cache_flush            = global_cache_flush,
1831         .create_gatt_table      = agp_generic_create_gatt_table,
1832         .free_gatt_table        = agp_generic_free_gatt_table,
1833         .insert_memory          = agp_generic_insert_memory,
1834         .remove_memory          = agp_generic_remove_memory,
1835         .alloc_by_type          = agp_generic_alloc_by_type,
1836         .free_by_type           = agp_generic_free_by_type,
1837         .agp_alloc_page         = agp_generic_alloc_page,
1838         .agp_alloc_pages        = agp_generic_alloc_pages,
1839         .agp_destroy_page       = agp_generic_destroy_page,
1840         .agp_destroy_pages      = agp_generic_destroy_pages,
1841         .agp_type_to_mask_type  = agp_generic_type_to_mask_type,
1842 };
1843
1844 static const struct agp_bridge_driver intel_830mp_driver = {
1845         .owner                  = THIS_MODULE,
1846         .aperture_sizes         = intel_830mp_sizes,
1847         .size_type              = U8_APER_SIZE,
1848         .num_aperture_sizes     = 4,
1849         .configure              = intel_830mp_configure,
1850         .fetch_size             = intel_8xx_fetch_size,
1851         .cleanup                = intel_8xx_cleanup,
1852         .tlb_flush              = intel_8xx_tlbflush,
1853         .mask_memory            = agp_generic_mask_memory,
1854         .masks                  = intel_generic_masks,
1855         .agp_enable             = agp_generic_enable,
1856         .cache_flush            = global_cache_flush,
1857         .create_gatt_table      = agp_generic_create_gatt_table,
1858         .free_gatt_table        = agp_generic_free_gatt_table,
1859         .insert_memory          = agp_generic_insert_memory,
1860         .remove_memory          = agp_generic_remove_memory,
1861         .alloc_by_type          = agp_generic_alloc_by_type,
1862         .free_by_type           = agp_generic_free_by_type,
1863         .agp_alloc_page         = agp_generic_alloc_page,
1864         .agp_alloc_pages        = agp_generic_alloc_pages,
1865         .agp_destroy_page       = agp_generic_destroy_page,
1866         .agp_destroy_pages      = agp_generic_destroy_pages,
1867         .agp_type_to_mask_type  = agp_generic_type_to_mask_type,
1868 };
1869
1870 static const struct agp_bridge_driver intel_840_driver = {
1871         .owner                  = THIS_MODULE,
1872         .aperture_sizes         = intel_8xx_sizes,
1873         .size_type              = U8_APER_SIZE,
1874         .num_aperture_sizes     = 7,
1875         .configure              = intel_840_configure,
1876         .fetch_size             = intel_8xx_fetch_size,
1877         .cleanup                = intel_8xx_cleanup,
1878         .tlb_flush              = intel_8xx_tlbflush,
1879         .mask_memory            = agp_generic_mask_memory,
1880         .masks                  = intel_generic_masks,
1881         .agp_enable             = agp_generic_enable,
1882         .cache_flush            = global_cache_flush,
1883         .create_gatt_table      = agp_generic_create_gatt_table,
1884         .free_gatt_table        = agp_generic_free_gatt_table,
1885         .insert_memory          = agp_generic_insert_memory,
1886         .remove_memory          = agp_generic_remove_memory,
1887         .alloc_by_type          = agp_generic_alloc_by_type,
1888         .free_by_type           = agp_generic_free_by_type,
1889         .agp_alloc_page         = agp_generic_alloc_page,
1890         .agp_alloc_pages        = agp_generic_alloc_pages,
1891         .agp_destroy_page       = agp_generic_destroy_page,
1892         .agp_destroy_pages      = agp_generic_destroy_pages,
1893         .agp_type_to_mask_type  = agp_generic_type_to_mask_type,
1894 };
1895
1896 static const struct agp_bridge_driver intel_845_driver = {
1897         .owner                  = THIS_MODULE,
1898         .aperture_sizes         = intel_8xx_sizes,
1899         .size_type              = U8_APER_SIZE,
1900         .num_aperture_sizes     = 7,
1901         .configure              = intel_845_configure,
1902         .fetch_size             = intel_8xx_fetch_size,
1903         .cleanup                = intel_8xx_cleanup,
1904         .tlb_flush              = intel_8xx_tlbflush,
1905         .mask_memory            = agp_generic_mask_memory,
1906         .masks                  = intel_generic_masks,
1907         .agp_enable             = agp_generic_enable,
1908         .cache_flush            = global_cache_flush,
1909         .create_gatt_table      = agp_generic_create_gatt_table,
1910         .free_gatt_table        = agp_generic_free_gatt_table,
1911         .insert_memory          = agp_generic_insert_memory,
1912         .remove_memory          = agp_generic_remove_memory,
1913         .alloc_by_type          = agp_generic_alloc_by_type,
1914         .free_by_type           = agp_generic_free_by_type,
1915         .agp_alloc_page         = agp_generic_alloc_page,
1916         .agp_alloc_pages        = agp_generic_alloc_pages,
1917         .agp_destroy_page       = agp_generic_destroy_page,
1918         .agp_destroy_pages      = agp_generic_destroy_pages,
1919         .agp_type_to_mask_type  = agp_generic_type_to_mask_type,
1920         .chipset_flush          = intel_i830_chipset_flush,
1921 };
1922
1923 static const struct agp_bridge_driver intel_850_driver = {
1924         .owner                  = THIS_MODULE,
1925         .aperture_sizes         = intel_8xx_sizes,
1926         .size_type              = U8_APER_SIZE,
1927         .num_aperture_sizes     = 7,
1928         .configure              = intel_850_configure,
1929         .fetch_size             = intel_8xx_fetch_size,
1930         .cleanup                = intel_8xx_cleanup,
1931         .tlb_flush              = intel_8xx_tlbflush,
1932         .mask_memory            = agp_generic_mask_memory,
1933         .masks                  = intel_generic_masks,
1934         .agp_enable             = agp_generic_enable,
1935         .cache_flush            = global_cache_flush,
1936         .create_gatt_table      = agp_generic_create_gatt_table,
1937         .free_gatt_table        = agp_generic_free_gatt_table,
1938         .insert_memory          = agp_generic_insert_memory,
1939         .remove_memory          = agp_generic_remove_memory,
1940         .alloc_by_type          = agp_generic_alloc_by_type,
1941         .free_by_type           = agp_generic_free_by_type,
1942         .agp_alloc_page         = agp_generic_alloc_page,
1943         .agp_alloc_pages        = agp_generic_alloc_pages,
1944         .agp_destroy_page       = agp_generic_destroy_page,
1945         .agp_destroy_pages      = agp_generic_destroy_pages,
1946         .agp_type_to_mask_type  = agp_generic_type_to_mask_type,
1947 };
1948
1949 static const struct agp_bridge_driver intel_860_driver = {
1950         .owner                  = THIS_MODULE,
1951         .aperture_sizes         = intel_8xx_sizes,
1952         .size_type              = U8_APER_SIZE,
1953         .num_aperture_sizes     = 7,
1954         .configure              = intel_860_configure,
1955         .fetch_size             = intel_8xx_fetch_size,
1956         .cleanup                = intel_8xx_cleanup,
1957         .tlb_flush              = intel_8xx_tlbflush,
1958         .mask_memory            = agp_generic_mask_memory,
1959         .masks                  = intel_generic_masks,
1960         .agp_enable             = agp_generic_enable,
1961         .cache_flush            = global_cache_flush,
1962         .create_gatt_table      = agp_generic_create_gatt_table,
1963         .free_gatt_table        = agp_generic_free_gatt_table,
1964         .insert_memory          = agp_generic_insert_memory,
1965         .remove_memory          = agp_generic_remove_memory,
1966         .alloc_by_type          = agp_generic_alloc_by_type,
1967         .free_by_type           = agp_generic_free_by_type,
1968         .agp_alloc_page         = agp_generic_alloc_page,
1969         .agp_alloc_pages        = agp_generic_alloc_pages,
1970         .agp_destroy_page       = agp_generic_destroy_page,
1971         .agp_destroy_pages      = agp_generic_destroy_pages,
1972         .agp_type_to_mask_type  = agp_generic_type_to_mask_type,
1973 };
1974
1975 static const struct agp_bridge_driver intel_915_driver = {
1976         .owner                  = THIS_MODULE,
1977         .aperture_sizes         = intel_i830_sizes,
1978         .size_type              = FIXED_APER_SIZE,
1979         .num_aperture_sizes     = 4,
1980         .needs_scratch_page     = true,
1981         .configure              = intel_i915_configure,
1982         .fetch_size             = intel_i9xx_fetch_size,
1983         .cleanup                = intel_i915_cleanup,
1984         .tlb_flush              = intel_i810_tlbflush,
1985         .mask_memory            = intel_i810_mask_memory,
1986         .masks                  = intel_i810_masks,
1987         .agp_enable             = intel_i810_agp_enable,
1988         .cache_flush            = global_cache_flush,
1989         .create_gatt_table      = intel_i915_create_gatt_table,
1990         .free_gatt_table        = intel_i830_free_gatt_table,
1991         .insert_memory          = intel_i915_insert_entries,
1992         .remove_memory          = intel_i915_remove_entries,
1993         .alloc_by_type          = intel_i830_alloc_by_type,
1994         .free_by_type           = intel_i810_free_by_type,
1995         .agp_alloc_page         = agp_generic_alloc_page,
1996         .agp_alloc_pages        = agp_generic_alloc_pages,
1997         .agp_destroy_page       = agp_generic_destroy_page,
1998         .agp_destroy_pages      = agp_generic_destroy_pages,
1999         .agp_type_to_mask_type  = intel_i830_type_to_mask_type,
2000         .chipset_flush          = intel_i915_chipset_flush,
2001 };
2002
2003 static const struct agp_bridge_driver intel_i965_driver = {
2004         .owner                  = THIS_MODULE,
2005         .aperture_sizes         = intel_i830_sizes,
2006         .size_type              = FIXED_APER_SIZE,
2007         .num_aperture_sizes     = 4,
2008         .needs_scratch_page     = true,
2009         .configure              = intel_i915_configure,
2010         .fetch_size             = intel_i9xx_fetch_size,
2011         .cleanup                = intel_i915_cleanup,
2012         .tlb_flush              = intel_i810_tlbflush,
2013         .mask_memory            = intel_i965_mask_memory,
2014         .masks                  = intel_i810_masks,
2015         .agp_enable             = intel_i810_agp_enable,
2016         .cache_flush            = global_cache_flush,
2017         .create_gatt_table      = intel_i965_create_gatt_table,
2018         .free_gatt_table        = intel_i830_free_gatt_table,
2019         .insert_memory          = intel_i915_insert_entries,
2020         .remove_memory          = intel_i915_remove_entries,
2021         .alloc_by_type          = intel_i830_alloc_by_type,
2022         .free_by_type           = intel_i810_free_by_type,
2023         .agp_alloc_page         = agp_generic_alloc_page,
2024         .agp_alloc_pages        = agp_generic_alloc_pages,
2025         .agp_destroy_page       = agp_generic_destroy_page,
2026         .agp_destroy_pages      = agp_generic_destroy_pages,
2027         .agp_type_to_mask_type  = intel_i830_type_to_mask_type,
2028         .chipset_flush          = intel_i915_chipset_flush,
2029 };
2030
2031 static const struct agp_bridge_driver intel_7505_driver = {
2032         .owner                  = THIS_MODULE,
2033         .aperture_sizes         = intel_8xx_sizes,
2034         .size_type              = U8_APER_SIZE,
2035         .num_aperture_sizes     = 7,
2036         .configure              = intel_7505_configure,
2037         .fetch_size             = intel_8xx_fetch_size,
2038         .cleanup                = intel_8xx_cleanup,
2039         .tlb_flush              = intel_8xx_tlbflush,
2040         .mask_memory            = agp_generic_mask_memory,
2041         .masks                  = intel_generic_masks,
2042         .agp_enable             = agp_generic_enable,
2043         .cache_flush            = global_cache_flush,
2044         .create_gatt_table      = agp_generic_create_gatt_table,
2045         .free_gatt_table        = agp_generic_free_gatt_table,
2046         .insert_memory          = agp_generic_insert_memory,
2047         .remove_memory          = agp_generic_remove_memory,
2048         .alloc_by_type          = agp_generic_alloc_by_type,
2049         .free_by_type           = agp_generic_free_by_type,
2050         .agp_alloc_page         = agp_generic_alloc_page,
2051         .agp_alloc_pages        = agp_generic_alloc_pages,
2052         .agp_destroy_page       = agp_generic_destroy_page,
2053         .agp_destroy_pages      = agp_generic_destroy_pages,
2054         .agp_type_to_mask_type  = agp_generic_type_to_mask_type,
2055 };
2056
2057 static const struct agp_bridge_driver intel_g33_driver = {
2058         .owner                  = THIS_MODULE,
2059         .aperture_sizes         = intel_i830_sizes,
2060         .size_type              = FIXED_APER_SIZE,
2061         .num_aperture_sizes     = 4,
2062         .needs_scratch_page     = true,
2063         .configure              = intel_i915_configure,
2064         .fetch_size             = intel_i9xx_fetch_size,
2065         .cleanup                = intel_i915_cleanup,
2066         .tlb_flush              = intel_i810_tlbflush,
2067         .mask_memory            = intel_i965_mask_memory,
2068         .masks                  = intel_i810_masks,
2069         .agp_enable             = intel_i810_agp_enable,
2070         .cache_flush            = global_cache_flush,
2071         .create_gatt_table      = intel_i915_create_gatt_table,
2072         .free_gatt_table        = intel_i830_free_gatt_table,
2073         .insert_memory          = intel_i915_insert_entries,
2074         .remove_memory          = intel_i915_remove_entries,
2075         .alloc_by_type          = intel_i830_alloc_by_type,
2076         .free_by_type           = intel_i810_free_by_type,
2077         .agp_alloc_page         = agp_generic_alloc_page,
2078         .agp_alloc_pages        = agp_generic_alloc_pages,
2079         .agp_destroy_page       = agp_generic_destroy_page,
2080         .agp_destroy_pages      = agp_generic_destroy_pages,
2081         .agp_type_to_mask_type  = intel_i830_type_to_mask_type,
2082         .chipset_flush          = intel_i915_chipset_flush,
2083 };
2084
2085 static int find_gmch(u16 device)
2086 {
2087         struct pci_dev *gmch_device;
2088
2089         gmch_device = pci_get_device(PCI_VENDOR_ID_INTEL, device, NULL);
2090         if (gmch_device && PCI_FUNC(gmch_device->devfn) != 0) {
2091                 gmch_device = pci_get_device(PCI_VENDOR_ID_INTEL,
2092                                              device, gmch_device);
2093         }
2094
2095         if (!gmch_device)
2096                 return 0;
2097
2098         intel_private.pcidev = gmch_device;
2099         return 1;
2100 }
2101
2102 /* Table to describe Intel GMCH and AGP/PCIE GART drivers.  At least one of
2103  * driver and gmch_driver must be non-null, and find_gmch will determine
2104  * which one should be used if a gmch_chip_id is present.
2105  */
2106 static const struct intel_driver_description {
2107         unsigned int chip_id;
2108         unsigned int gmch_chip_id;
2109         unsigned int multi_gmch_chip; /* if we have more gfx chip type on this HB. */
2110         char *name;
2111         const struct agp_bridge_driver *driver;
2112         const struct agp_bridge_driver *gmch_driver;
2113 } intel_agp_chipsets[] = {
2114         { PCI_DEVICE_ID_INTEL_82443LX_0, 0, 0, "440LX", &intel_generic_driver, NULL },
2115         { PCI_DEVICE_ID_INTEL_82443BX_0, 0, 0, "440BX", &intel_generic_driver, NULL },
2116         { PCI_DEVICE_ID_INTEL_82443GX_0, 0, 0, "440GX", &intel_generic_driver, NULL },
2117         { PCI_DEVICE_ID_INTEL_82810_MC1, PCI_DEVICE_ID_INTEL_82810_IG1, 0, "i810",
2118                 NULL, &intel_810_driver },
2119         { PCI_DEVICE_ID_INTEL_82810_MC3, PCI_DEVICE_ID_INTEL_82810_IG3, 0, "i810",
2120                 NULL, &intel_810_driver },
2121         { PCI_DEVICE_ID_INTEL_82810E_MC, PCI_DEVICE_ID_INTEL_82810E_IG, 0, "i810",
2122                 NULL, &intel_810_driver },
2123         { PCI_DEVICE_ID_INTEL_82815_MC, PCI_DEVICE_ID_INTEL_82815_CGC, 0, "i815",
2124                 &intel_815_driver, &intel_810_driver },
2125         { PCI_DEVICE_ID_INTEL_82820_HB, 0, 0, "i820", &intel_820_driver, NULL },
2126         { PCI_DEVICE_ID_INTEL_82820_UP_HB, 0, 0, "i820", &intel_820_driver, NULL },
2127         { PCI_DEVICE_ID_INTEL_82830_HB, PCI_DEVICE_ID_INTEL_82830_CGC, 0, "830M",
2128                 &intel_830mp_driver, &intel_830_driver },
2129         { PCI_DEVICE_ID_INTEL_82840_HB, 0, 0, "i840", &intel_840_driver, NULL },
2130         { PCI_DEVICE_ID_INTEL_82845_HB, 0, 0, "845G", &intel_845_driver, NULL },
2131         { PCI_DEVICE_ID_INTEL_82845G_HB, PCI_DEVICE_ID_INTEL_82845G_IG, 0, "830M",
2132                 &intel_845_driver, &intel_830_driver },
2133         { PCI_DEVICE_ID_INTEL_82850_HB, 0, 0, "i850", &intel_850_driver, NULL },
2134         { PCI_DEVICE_ID_INTEL_82855PM_HB, 0, 0, "855PM", &intel_845_driver, NULL },
2135         { PCI_DEVICE_ID_INTEL_82855GM_HB, PCI_DEVICE_ID_INTEL_82855GM_IG, 0, "855GM",
2136                 &intel_845_driver, &intel_830_driver },
2137         { PCI_DEVICE_ID_INTEL_82860_HB, 0, 0, "i860", &intel_860_driver, NULL },
2138         { PCI_DEVICE_ID_INTEL_82865_HB, PCI_DEVICE_ID_INTEL_82865_IG, 0, "865",
2139                 &intel_845_driver, &intel_830_driver },
2140         { PCI_DEVICE_ID_INTEL_82875_HB, 0, 0, "i875", &intel_845_driver, NULL },
2141         { PCI_DEVICE_ID_INTEL_E7221_HB, PCI_DEVICE_ID_INTEL_E7221_IG, 0, "E7221 (i915)",
2142                 NULL, &intel_915_driver },
2143         { PCI_DEVICE_ID_INTEL_82915G_HB, PCI_DEVICE_ID_INTEL_82915G_IG, 0, "915G",
2144                 NULL, &intel_915_driver },
2145         { PCI_DEVICE_ID_INTEL_82915GM_HB, PCI_DEVICE_ID_INTEL_82915GM_IG, 0, "915GM",
2146                 NULL, &intel_915_driver },
2147         { PCI_DEVICE_ID_INTEL_82945G_HB, PCI_DEVICE_ID_INTEL_82945G_IG, 0, "945G",
2148                 NULL, &intel_915_driver },
2149         { PCI_DEVICE_ID_INTEL_82945GM_HB, PCI_DEVICE_ID_INTEL_82945GM_IG, 0, "945GM",
2150                 NULL, &intel_915_driver },
2151         { PCI_DEVICE_ID_INTEL_82945GME_HB, PCI_DEVICE_ID_INTEL_82945GME_IG, 0, "945GME",
2152                 NULL, &intel_915_driver },
2153         { PCI_DEVICE_ID_INTEL_82946GZ_HB, PCI_DEVICE_ID_INTEL_82946GZ_IG, 0, "946GZ",
2154                 NULL, &intel_i965_driver },
2155         { PCI_DEVICE_ID_INTEL_82G35_HB, PCI_DEVICE_ID_INTEL_82G35_IG, 0, "G35",
2156                 NULL, &intel_i965_driver },
2157         { PCI_DEVICE_ID_INTEL_82965Q_HB, PCI_DEVICE_ID_INTEL_82965Q_IG, 0, "965Q",
2158                 NULL, &intel_i965_driver },
2159         { PCI_DEVICE_ID_INTEL_82965G_HB, PCI_DEVICE_ID_INTEL_82965G_IG, 0, "965G",
2160                 NULL, &intel_i965_driver },
2161         { PCI_DEVICE_ID_INTEL_82965GM_HB, PCI_DEVICE_ID_INTEL_82965GM_IG, 0, "965GM",
2162                 NULL, &intel_i965_driver },
2163         { PCI_DEVICE_ID_INTEL_82965GME_HB, PCI_DEVICE_ID_INTEL_82965GME_IG, 0, "965GME/GLE",
2164                 NULL, &intel_i965_driver },
2165         { PCI_DEVICE_ID_INTEL_7505_0, 0, 0, "E7505", &intel_7505_driver, NULL },
2166         { PCI_DEVICE_ID_INTEL_7205_0, 0, 0, "E7205", &intel_7505_driver, NULL },
2167         { PCI_DEVICE_ID_INTEL_G33_HB, PCI_DEVICE_ID_INTEL_G33_IG, 0, "G33",
2168                 NULL, &intel_g33_driver },
2169         { PCI_DEVICE_ID_INTEL_Q35_HB, PCI_DEVICE_ID_INTEL_Q35_IG, 0, "Q35",
2170                 NULL, &intel_g33_driver },
2171         { PCI_DEVICE_ID_INTEL_Q33_HB, PCI_DEVICE_ID_INTEL_Q33_IG, 0, "Q33",
2172                 NULL, &intel_g33_driver },
2173         { PCI_DEVICE_ID_INTEL_IGDGM_HB, PCI_DEVICE_ID_INTEL_IGDGM_IG, 0, "IGD",
2174                 NULL, &intel_g33_driver },
2175         { PCI_DEVICE_ID_INTEL_IGDG_HB, PCI_DEVICE_ID_INTEL_IGDG_IG, 0, "IGD",
2176                 NULL, &intel_g33_driver },
2177         { PCI_DEVICE_ID_INTEL_GM45_HB, PCI_DEVICE_ID_INTEL_GM45_IG, 0,
2178             "Mobile Intel® GM45 Express", NULL, &intel_i965_driver },
2179         { PCI_DEVICE_ID_INTEL_IGD_E_HB, PCI_DEVICE_ID_INTEL_IGD_E_IG, 0,
2180             "Intel Integrated Graphics Device", NULL, &intel_i965_driver },
2181         { PCI_DEVICE_ID_INTEL_Q45_HB, PCI_DEVICE_ID_INTEL_Q45_IG, 0,
2182             "Q45/Q43", NULL, &intel_i965_driver },
2183         { PCI_DEVICE_ID_INTEL_G45_HB, PCI_DEVICE_ID_INTEL_G45_IG, 0,
2184             "G45/G43", NULL, &intel_i965_driver },
2185         { PCI_DEVICE_ID_INTEL_G41_HB, PCI_DEVICE_ID_INTEL_G41_IG, 0,
2186             "G41", NULL, &intel_i965_driver },
2187         { 0, 0, 0, NULL, NULL, NULL }
2188 };
2189
2190 static int __devinit agp_intel_probe(struct pci_dev *pdev,
2191                                      const struct pci_device_id *ent)
2192 {
2193         struct agp_bridge_data *bridge;
2194         u8 cap_ptr = 0;
2195         struct resource *r;
2196         int i;
2197
2198         cap_ptr = pci_find_capability(pdev, PCI_CAP_ID_AGP);
2199
2200         bridge = agp_alloc_bridge();
2201         if (!bridge)
2202                 return -ENOMEM;
2203
2204         for (i = 0; intel_agp_chipsets[i].name != NULL; i++) {
2205                 /* In case that multiple models of gfx chip may
2206                    stand on same host bridge type, this can be
2207                    sure we detect the right IGD. */
2208                 if (pdev->device == intel_agp_chipsets[i].chip_id) {
2209                         if ((intel_agp_chipsets[i].gmch_chip_id != 0) &&
2210                                 find_gmch(intel_agp_chipsets[i].gmch_chip_id)) {
2211                                 bridge->driver =
2212                                         intel_agp_chipsets[i].gmch_driver;
2213                                 break;
2214                         } else if (intel_agp_chipsets[i].multi_gmch_chip) {
2215                                 continue;
2216                         } else {
2217                                 bridge->driver = intel_agp_chipsets[i].driver;
2218                                 break;
2219                         }
2220                 }
2221         }
2222
2223         if (intel_agp_chipsets[i].name == NULL) {
2224                 if (cap_ptr)
2225                         dev_warn(&pdev->dev, "unsupported Intel chipset [%04x/%04x]\n",
2226                                  pdev->vendor, pdev->device);
2227                 agp_put_bridge(bridge);
2228                 return -ENODEV;
2229         }
2230
2231         if (bridge->driver == NULL) {
2232                 /* bridge has no AGP and no IGD detected */
2233                 if (cap_ptr)
2234                         dev_warn(&pdev->dev, "can't find bridge device (chip_id: %04x)\n",
2235                                  intel_agp_chipsets[i].gmch_chip_id);
2236                 agp_put_bridge(bridge);
2237                 return -ENODEV;
2238         }
2239
2240         bridge->dev = pdev;
2241         bridge->capndx = cap_ptr;
2242         bridge->dev_private_data = &intel_private;
2243
2244         dev_info(&pdev->dev, "Intel %s Chipset\n", intel_agp_chipsets[i].name);
2245
2246         /*
2247         * The following fixes the case where the BIOS has "forgotten" to
2248         * provide an address range for the GART.
2249         * 20030610 - hamish@zot.org
2250         */
2251         r = &pdev->resource[0];
2252         if (!r->start && r->end) {
2253                 if (pci_assign_resource(pdev, 0)) {
2254                         dev_err(&pdev->dev, "can't assign resource 0\n");
2255                         agp_put_bridge(bridge);
2256                         return -ENODEV;
2257                 }
2258         }
2259
2260         /*
2261         * If the device has not been properly setup, the following will catch
2262         * the problem and should stop the system from crashing.
2263         * 20030610 - hamish@zot.org
2264         */
2265         if (pci_enable_device(pdev)) {
2266                 dev_err(&pdev->dev, "can't enable PCI device\n");
2267                 agp_put_bridge(bridge);
2268                 return -ENODEV;
2269         }
2270
2271         /* Fill in the mode register */
2272         if (cap_ptr) {
2273                 pci_read_config_dword(pdev,
2274                                 bridge->capndx+PCI_AGP_STATUS,
2275                                 &bridge->mode);
2276         }
2277
2278         pci_set_drvdata(pdev, bridge);
2279         return agp_add_bridge(bridge);
2280 }
2281
2282 static void __devexit agp_intel_remove(struct pci_dev *pdev)
2283 {
2284         struct agp_bridge_data *bridge = pci_get_drvdata(pdev);
2285
2286         agp_remove_bridge(bridge);
2287
2288         if (intel_private.pcidev)
2289                 pci_dev_put(intel_private.pcidev);
2290
2291         agp_put_bridge(bridge);
2292 }
2293
2294 #ifdef CONFIG_PM
2295 static int agp_intel_resume(struct pci_dev *pdev)
2296 {
2297         struct agp_bridge_data *bridge = pci_get_drvdata(pdev);
2298         int ret_val;
2299
2300         pci_restore_state(pdev);
2301
2302         /* We should restore our graphics device's config space,
2303          * as host bridge (00:00) resumes before graphics device (02:00),
2304          * then our access to its pci space can work right.
2305          */
2306         if (intel_private.pcidev)
2307                 pci_restore_state(intel_private.pcidev);
2308
2309         if (bridge->driver == &intel_generic_driver)
2310                 intel_configure();
2311         else if (bridge->driver == &intel_850_driver)
2312                 intel_850_configure();
2313         else if (bridge->driver == &intel_845_driver)
2314                 intel_845_configure();
2315         else if (bridge->driver == &intel_830mp_driver)
2316                 intel_830mp_configure();
2317         else if (bridge->driver == &intel_915_driver)
2318                 intel_i915_configure();
2319         else if (bridge->driver == &intel_830_driver)
2320                 intel_i830_configure();
2321         else if (bridge->driver == &intel_810_driver)
2322                 intel_i810_configure();
2323         else if (bridge->driver == &intel_i965_driver)
2324                 intel_i915_configure();
2325
2326         ret_val = agp_rebind_memory();
2327         if (ret_val != 0)
2328                 return ret_val;
2329
2330         return 0;
2331 }
2332 #endif
2333
2334 static struct pci_device_id agp_intel_pci_table[] = {
2335 #define ID(x)                                           \
2336         {                                               \
2337         .class          = (PCI_CLASS_BRIDGE_HOST << 8), \
2338         .class_mask     = ~0,                           \
2339         .vendor         = PCI_VENDOR_ID_INTEL,          \
2340         .device         = x,                            \
2341         .subvendor      = PCI_ANY_ID,                   \
2342         .subdevice      = PCI_ANY_ID,                   \
2343         }
2344         ID(PCI_DEVICE_ID_INTEL_82443LX_0),
2345         ID(PCI_DEVICE_ID_INTEL_82443BX_0),
2346         ID(PCI_DEVICE_ID_INTEL_82443GX_0),
2347         ID(PCI_DEVICE_ID_INTEL_82810_MC1),
2348         ID(PCI_DEVICE_ID_INTEL_82810_MC3),
2349         ID(PCI_DEVICE_ID_INTEL_82810E_MC),
2350         ID(PCI_DEVICE_ID_INTEL_82815_MC),
2351         ID(PCI_DEVICE_ID_INTEL_82820_HB),
2352         ID(PCI_DEVICE_ID_INTEL_82820_UP_HB),
2353         ID(PCI_DEVICE_ID_INTEL_82830_HB),
2354         ID(PCI_DEVICE_ID_INTEL_82840_HB),
2355         ID(PCI_DEVICE_ID_INTEL_82845_HB),
2356         ID(PCI_DEVICE_ID_INTEL_82845G_HB),
2357         ID(PCI_DEVICE_ID_INTEL_82850_HB),
2358         ID(PCI_DEVICE_ID_INTEL_82855PM_HB),
2359         ID(PCI_DEVICE_ID_INTEL_82855GM_HB),
2360         ID(PCI_DEVICE_ID_INTEL_82860_HB),
2361         ID(PCI_DEVICE_ID_INTEL_82865_HB),
2362         ID(PCI_DEVICE_ID_INTEL_82875_HB),
2363         ID(PCI_DEVICE_ID_INTEL_7505_0),
2364         ID(PCI_DEVICE_ID_INTEL_7205_0),
2365         ID(PCI_DEVICE_ID_INTEL_E7221_HB),
2366         ID(PCI_DEVICE_ID_INTEL_82915G_HB),
2367         ID(PCI_DEVICE_ID_INTEL_82915GM_HB),
2368         ID(PCI_DEVICE_ID_INTEL_82945G_HB),
2369         ID(PCI_DEVICE_ID_INTEL_82945GM_HB),
2370         ID(PCI_DEVICE_ID_INTEL_82945GME_HB),
2371         ID(PCI_DEVICE_ID_INTEL_IGDGM_HB),
2372         ID(PCI_DEVICE_ID_INTEL_IGDG_HB),
2373         ID(PCI_DEVICE_ID_INTEL_82946GZ_HB),
2374         ID(PCI_DEVICE_ID_INTEL_82G35_HB),
2375         ID(PCI_DEVICE_ID_INTEL_82965Q_HB),
2376         ID(PCI_DEVICE_ID_INTEL_82965G_HB),
2377         ID(PCI_DEVICE_ID_INTEL_82965GM_HB),
2378         ID(PCI_DEVICE_ID_INTEL_82965GME_HB),
2379         ID(PCI_DEVICE_ID_INTEL_G33_HB),
2380         ID(PCI_DEVICE_ID_INTEL_Q35_HB),
2381         ID(PCI_DEVICE_ID_INTEL_Q33_HB),
2382         ID(PCI_DEVICE_ID_INTEL_GM45_HB),
2383         ID(PCI_DEVICE_ID_INTEL_IGD_E_HB),
2384         ID(PCI_DEVICE_ID_INTEL_Q45_HB),
2385         ID(PCI_DEVICE_ID_INTEL_G45_HB),
2386         ID(PCI_DEVICE_ID_INTEL_G41_HB),
2387         { }
2388 };
2389
2390 MODULE_DEVICE_TABLE(pci, agp_intel_pci_table);
2391
2392 static struct pci_driver agp_intel_pci_driver = {
2393         .name           = "agpgart-intel",
2394         .id_table       = agp_intel_pci_table,
2395         .probe          = agp_intel_probe,
2396         .remove         = __devexit_p(agp_intel_remove),
2397 #ifdef CONFIG_PM
2398         .resume         = agp_intel_resume,
2399 #endif
2400 };
2401
2402 static int __init agp_intel_init(void)
2403 {
2404         if (agp_off)
2405                 return -EINVAL;
2406         return pci_register_driver(&agp_intel_pci_driver);
2407 }
2408
2409 static void __exit agp_intel_cleanup(void)
2410 {
2411         pci_unregister_driver(&agp_intel_pci_driver);
2412 }
2413
2414 module_init(agp_intel_init);
2415 module_exit(agp_intel_cleanup);
2416
2417 MODULE_AUTHOR("Dave Jones <davej@redhat.com>");
2418 MODULE_LICENSE("GPL and additional rights");