2 * MPC8349E-mITX-GP Device Tree Source
4 * Copyright 2007 Freescale Semiconductor Inc.
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License as published by the
8 * Free Software Foundation; either version 2 of the License, or (at your
9 * option) any later version.
15 model = "MPC8349EMITXGP";
16 compatible = "MPC8349EMITXGP", "MPC834xMITX", "MPC83xxMITX";
34 d-cache-line-size = <32>;
35 i-cache-line-size = <32>;
36 d-cache-size = <32768>;
37 i-cache-size = <32768>;
38 timebase-frequency = <0>; // from bootloader
39 bus-frequency = <0>; // from bootloader
40 clock-frequency = <0>; // from bootloader
45 device_type = "memory";
46 reg = <0x00000000 0x10000000>;
53 compatible = "simple-bus";
54 ranges = <0x0 0xe0000000 0x00100000>;
55 reg = <0xe0000000 0x00000200>;
56 bus-frequency = <0>; // from bootloader
59 device_type = "watchdog";
60 compatible = "mpc83xx_wdt";
68 compatible = "fsl-i2c";
70 interrupts = <14 0x8>;
71 interrupt-parent = <&ipic>;
79 compatible = "fsl-i2c";
81 interrupts = <15 0x8>;
82 interrupt-parent = <&ipic>;
88 compatible = "fsl,spi";
89 reg = <0x7000 0x1000>;
90 interrupts = <16 0x8>;
91 interrupt-parent = <&ipic>;
98 compatible = "fsl,mpc8349-dma", "fsl,elo-dma";
100 ranges = <0 0x8100 0x1a8>;
101 interrupt-parent = <&ipic>;
105 compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
108 interrupt-parent = <&ipic>;
112 compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
115 interrupt-parent = <&ipic>;
119 compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
122 interrupt-parent = <&ipic>;
126 compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
129 interrupt-parent = <&ipic>;
135 compatible = "fsl-usb2-dr";
136 reg = <0x23000 0x1000>;
137 #address-cells = <1>;
139 interrupt-parent = <&ipic>;
140 interrupts = <38 0x8>;
146 #address-cells = <1>;
148 compatible = "fsl,gianfar-mdio";
149 reg = <0x24520 0x20>;
152 phy1c: ethernet-phy@1c {
153 interrupt-parent = <&ipic>;
154 interrupts = <18 0x8>;
156 device_type = "ethernet-phy";
160 enet0: ethernet@24000 {
162 device_type = "network";
164 compatible = "gianfar";
165 reg = <0x24000 0x1000>;
166 local-mac-address = [ 00 00 00 00 00 00 ];
167 interrupts = <32 0x8 33 0x8 34 0x8>;
168 interrupt-parent = <&ipic>;
169 phy-handle = <&phy1c>;
170 linux,network-index = <0>;
173 serial0: serial@4500 {
175 device_type = "serial";
176 compatible = "ns16550";
177 reg = <0x4500 0x100>;
178 clock-frequency = <0>; // from bootloader
179 interrupts = <9 0x8>;
180 interrupt-parent = <&ipic>;
183 serial1: serial@4600 {
185 device_type = "serial";
186 compatible = "ns16550";
187 reg = <0x4600 0x100>;
188 clock-frequency = <0>; // from bootloader
189 interrupts = <10 0x8>;
190 interrupt-parent = <&ipic>;
194 compatible = "fsl,sec2.0";
195 reg = <0x30000 0x10000>;
196 interrupts = <11 0x8>;
197 interrupt-parent = <&ipic>;
198 fsl,num-channels = <4>;
199 fsl,channel-fifo-len = <24>;
200 fsl,exec-units-mask = <0x7e>;
201 fsl,descriptor-types-mask = <0x01010ebf>;
205 interrupt-controller;
206 #address-cells = <0>;
207 #interrupt-cells = <2>;
209 device_type = "ipic";
215 interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
217 /* IDSEL 0x0F - PCI Slot */
218 0x7800 0x0 0x0 0x1 &ipic 20 0x8 /* PCI_INTA */
219 0x7800 0x0 0x0 0x2 &ipic 21 0x8 /* PCI_INTB */
221 interrupt-parent = <&ipic>;
222 interrupts = <67 0x8>;
223 bus-range = <0x1 0x1>;
224 ranges = <0x42000000 0x0 0xa0000000 0xa0000000 0x0 0x10000000
225 0x02000000 0x0 0xb0000000 0xb0000000 0x0 0x10000000
226 0x01000000 0x0 0x00000000 0xe3000000 0x0 0x01000000>;
227 clock-frequency = <66666666>;
228 #interrupt-cells = <1>;
230 #address-cells = <3>;
231 reg = <0xe0008600 0x100 /* internal registers */
232 0xe0008380 0x8>; /* config space access registers */
233 compatible = "fsl,mpc8349-pci";