1 /******************************************************************************
2 * QLOGIC LINUX SOFTWARE
4 * QLogic ISP1280 (Ultra2) /12160 (Ultra3) SCSI driver
5 * Copyright (C) 2000 Qlogic Corporation
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of the GNU General Public License as published by the
10 * Free Software Foundation; either version 2, or (at your option) any
13 * This program is distributed in the hope that it will be useful, but
14 * WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
16 * General Public License for more details.
18 ******************************************************************************/
24 * Data bit definitions.
42 #define BIT_16 0x10000
43 #define BIT_17 0x20000
44 #define BIT_18 0x40000
45 #define BIT_19 0x80000
46 #define BIT_20 0x100000
47 #define BIT_21 0x200000
48 #define BIT_22 0x400000
49 #define BIT_23 0x800000
50 #define BIT_24 0x1000000
51 #define BIT_25 0x2000000
52 #define BIT_26 0x4000000
53 #define BIT_27 0x8000000
54 #define BIT_28 0x10000000
55 #define BIT_29 0x20000000
56 #define BIT_30 0x40000000
57 #define BIT_31 0x80000000
60 #define RD_REG_WORD(addr) readw_relaxed(addr)
61 #define RD_REG_WORD_dmasync(addr) readw(addr)
62 #define WRT_REG_WORD(addr, data) writew(data, addr)
63 #else /* MEMORY_MAPPED_IO */
64 #define RD_REG_WORD(addr) inw((unsigned long)addr)
65 #define RD_REG_WORD_dmasync(addr) RD_REG_WORD(addr)
66 #define WRT_REG_WORD(addr, data) outw(data, (unsigned long)addr)
67 #endif /* MEMORY_MAPPED_IO */
70 * Host adapter default definitions.
72 #define MAX_BUSES 2 /* 2 */
75 #define MAX_TARGETS 16 /* 16 */
76 #define MAX_T_BITS 4 /* 4 */
78 #define MAX_LUNS 8 /* 32 */
79 #define MAX_L_BITS 3 /* 5 */
82 * Watchdog time quantum
84 #define QLA1280_WDG_TIME_QUANTUM 5 /* In seconds */
86 /* Command retry count (0-65535) */
87 #define COMMAND_RETRY_COUNT 255
89 /* Maximum outstanding commands in ISP queues */
90 #define MAX_OUTSTANDING_COMMANDS 512
91 #define INVALID_HANDLE (MAX_OUTSTANDING_COMMANDS + 2)
93 /* ISP request and response entry counts (37-65535) */
94 #define REQUEST_ENTRY_CNT 256 /* Number of request entries. */
95 #define RESPONSE_ENTRY_CNT 16 /* Number of response entries. */
98 * SCSI Request Block structure (sp) that is placed
99 * on cmd->SCp location of every I/O
102 struct list_head list; /* (8/16) LU queue */
103 struct scsi_cmnd *cmd; /* (4/8) SCSI command block */
104 /* NOTE: the sp->cmd will be NULL when this completion is
105 * called, so you should know the scsi_cmnd when using this */
106 struct completion *wait;
107 dma_addr_t saved_dma_handle; /* for unmap of single transfers */
108 uint8_t flags; /* (1) Status flags. */
109 uint8_t dir; /* direction of transfer */
113 * SRB flag definitions
115 #define SRB_TIMEOUT (1 << 0) /* Command timed out */
116 #define SRB_SENT (1 << 1) /* Command sent to ISP */
117 #define SRB_ABORT_PENDING (1 << 2) /* Command abort sent to device */
118 #define SRB_ABORTED (1 << 3) /* Command aborted command already */
121 * ISP I/O Register Set structure definitions.
124 uint16_t id_l; /* ID low */
125 uint16_t id_h; /* ID high */
126 uint16_t cfg_0; /* Configuration 0 */
127 #define ISP_CFG0_HWMSK 0x000f /* Hardware revision mask */
128 #define ISP_CFG0_1020 BIT_0 /* ISP1020 */
129 #define ISP_CFG0_1020A BIT_1 /* ISP1020A */
130 #define ISP_CFG0_1040 BIT_2 /* ISP1040 */
131 #define ISP_CFG0_1040A BIT_3 /* ISP1040A */
132 #define ISP_CFG0_1040B BIT_4 /* ISP1040B */
133 #define ISP_CFG0_1040C BIT_5 /* ISP1040C */
134 uint16_t cfg_1; /* Configuration 1 */
135 #define ISP_CFG1_F128 BIT_6 /* 128-byte FIFO threshold */
136 #define ISP_CFG1_F64 BIT_4|BIT_5 /* 128-byte FIFO threshold */
137 #define ISP_CFG1_F32 BIT_5 /* 128-byte FIFO threshold */
138 #define ISP_CFG1_F16 BIT_4 /* 128-byte FIFO threshold */
139 #define ISP_CFG1_BENAB BIT_2 /* Global Bus burst enable */
140 #define ISP_CFG1_SXP BIT_0 /* SXP register select */
141 uint16_t ictrl; /* Interface control */
142 #define ISP_RESET BIT_0 /* ISP soft reset */
143 #define ISP_EN_INT BIT_1 /* ISP enable interrupts. */
144 #define ISP_EN_RISC BIT_2 /* ISP enable RISC interrupts. */
145 #define ISP_FLASH_ENABLE BIT_8 /* Flash BIOS Read/Write enable */
146 #define ISP_FLASH_UPPER BIT_9 /* Flash upper bank select */
147 uint16_t istatus; /* Interface status */
148 #define PCI_64BIT_SLOT BIT_14 /* PCI 64-bit slot indicator. */
149 #define RISC_INT BIT_2 /* RISC interrupt */
150 #define PCI_INT BIT_1 /* PCI interrupt */
151 uint16_t semaphore; /* Semaphore */
152 uint16_t nvram; /* NVRAM register. */
153 #define NV_DESELECT 0
154 #define NV_CLOCK BIT_0
155 #define NV_SELECT BIT_1
156 #define NV_DATA_OUT BIT_2
157 #define NV_DATA_IN BIT_3
158 uint16_t flash_data; /* Flash BIOS data */
159 uint16_t flash_address; /* Flash BIOS address */
161 uint16_t unused_1[0x06];
163 /* cdma_* and ddma_* are 1040 only */
165 #define CDMA_CONF_SENAB BIT_3 /* SXP to DMA Data enable */
166 #define CDMA_CONF_RIRQ BIT_2 /* RISC interrupt enable */
167 #define CDMA_CONF_BENAB BIT_1 /* Bus burst enable */
168 #define CDMA_CONF_DIR BIT_0 /* DMA direction (0=fifo->host 1=host->fifo) */
170 uint16_t cdma_status;
171 uint16_t cdma_fifo_status;
173 uint16_t cdma_reserved;
174 uint16_t cdma_address_count_0;
175 uint16_t cdma_address_count_1;
176 uint16_t cdma_address_count_2;
177 uint16_t cdma_address_count_3;
179 uint16_t unused_2[0x06];
182 #define DDMA_CONF_SENAB BIT_3 /* SXP to DMA Data enable */
183 #define DDMA_CONF_RIRQ BIT_2 /* RISC interrupt enable */
184 #define DDMA_CONF_BENAB BIT_1 /* Bus burst enable */
185 #define DDMA_CONF_DIR BIT_0 /* DMA direction (0=fifo->host 1=host->fifo) */
187 uint16_t ddma_status;
188 uint16_t ddma_fifo_status;
189 uint16_t ddma_xfer_count_low;
190 uint16_t ddma_xfer_count_high;
191 uint16_t ddma_addr_count_0;
192 uint16_t ddma_addr_count_1;
193 uint16_t ddma_addr_count_2;
194 uint16_t ddma_addr_count_3;
196 uint16_t unused_3[0x0e];
198 uint16_t mailbox0; /* Mailbox 0 */
199 uint16_t mailbox1; /* Mailbox 1 */
200 uint16_t mailbox2; /* Mailbox 2 */
201 uint16_t mailbox3; /* Mailbox 3 */
202 uint16_t mailbox4; /* Mailbox 4 */
203 uint16_t mailbox5; /* Mailbox 5 */
204 uint16_t mailbox6; /* Mailbox 6 */
205 uint16_t mailbox7; /* Mailbox 7 */
207 uint16_t unused_4[0x20];/* 0x80-0xbf Gap */
209 uint16_t host_cmd; /* Host command and control */
210 #define HOST_INT BIT_7 /* host interrupt bit */
211 #define BIOS_ENABLE BIT_0
213 uint16_t unused_5[0x5]; /* 0xc2-0xcb Gap */
216 uint16_t gpio_enable;
218 uint16_t unused_6[0x11]; /* d0-f0 */
219 uint16_t scsiControlPins; /* f2 */
222 #define MAILBOX_REGISTER_COUNT 8
225 * ISP product identification definitions in mailboxes after reset.
227 #define PROD_ID_1 0x4953
228 #define PROD_ID_2 0x0000
229 #define PROD_ID_2a 0x5020
230 #define PROD_ID_3 0x2020
231 #define PROD_ID_4 0x1
234 * ISP host command and control register command definitions
236 #define HC_RESET_RISC 0x1000 /* Reset RISC */
237 #define HC_PAUSE_RISC 0x2000 /* Pause RISC */
238 #define HC_RELEASE_RISC 0x3000 /* Release RISC from reset. */
239 #define HC_SET_HOST_INT 0x5000 /* Set host interrupt */
240 #define HC_CLR_HOST_INT 0x6000 /* Clear HOST interrupt */
241 #define HC_CLR_RISC_INT 0x7000 /* Clear RISC interrupt */
242 #define HC_DISABLE_BIOS 0x9000 /* Disable BIOS. */
245 * ISP mailbox Self-Test status codes
247 #define MBS_FRM_ALIVE 0 /* Firmware Alive. */
248 #define MBS_CHKSUM_ERR 1 /* Checksum Error. */
249 #define MBS_SHADOW_LD_ERR 2 /* Shadow Load Error. */
250 #define MBS_BUSY 4 /* Busy. */
253 * ISP mailbox command complete status codes
255 #define MBS_CMD_CMP 0x4000 /* Command Complete. */
256 #define MBS_INV_CMD 0x4001 /* Invalid Command. */
257 #define MBS_HOST_INF_ERR 0x4002 /* Host Interface Error. */
258 #define MBS_TEST_FAILED 0x4003 /* Test Failed. */
259 #define MBS_CMD_ERR 0x4005 /* Command Error. */
260 #define MBS_CMD_PARAM_ERR 0x4006 /* Command Parameter Error. */
263 * ISP mailbox asynchronous event status codes
265 #define MBA_ASYNC_EVENT 0x8000 /* Asynchronous event. */
266 #define MBA_BUS_RESET 0x8001 /* SCSI Bus Reset. */
267 #define MBA_SYSTEM_ERR 0x8002 /* System Error. */
268 #define MBA_REQ_TRANSFER_ERR 0x8003 /* Request Transfer Error. */
269 #define MBA_RSP_TRANSFER_ERR 0x8004 /* Response Transfer Error. */
270 #define MBA_WAKEUP_THRES 0x8005 /* Request Queue Wake-up. */
271 #define MBA_TIMEOUT_RESET 0x8006 /* Execution Timeout Reset. */
272 #define MBA_DEVICE_RESET 0x8007 /* Bus Device Reset. */
273 #define MBA_BUS_MODE_CHANGE 0x800E /* SCSI bus mode transition. */
274 #define MBA_SCSI_COMPLETION 0x8020 /* Completion response. */
277 * ISP mailbox commands
279 #define MBC_NOP 0 /* No Operation */
280 #define MBC_LOAD_RAM 1 /* Load RAM */
281 #define MBC_EXECUTE_FIRMWARE 2 /* Execute firmware */
282 #define MBC_DUMP_RAM 3 /* Dump RAM contents */
283 #define MBC_WRITE_RAM_WORD 4 /* Write ram word */
284 #define MBC_READ_RAM_WORD 5 /* Read ram word */
285 #define MBC_MAILBOX_REGISTER_TEST 6 /* Wrap incoming mailboxes */
286 #define MBC_VERIFY_CHECKSUM 7 /* Verify checksum */
287 #define MBC_ABOUT_FIRMWARE 8 /* Get firmware revision */
288 #define MBC_INIT_REQUEST_QUEUE 0x10 /* Initialize request queue */
289 #define MBC_INIT_RESPONSE_QUEUE 0x11 /* Initialize response queue */
290 #define MBC_EXECUTE_IOCB 0x12 /* Execute IOCB command */
291 #define MBC_ABORT_COMMAND 0x15 /* Abort IOCB command */
292 #define MBC_ABORT_DEVICE 0x16 /* Abort device (ID/LUN) */
293 #define MBC_ABORT_TARGET 0x17 /* Abort target (ID) */
294 #define MBC_BUS_RESET 0x18 /* SCSI bus reset */
295 #define MBC_GET_RETRY_COUNT 0x22 /* Get retry count and delay */
296 #define MBC_GET_TARGET_PARAMETERS 0x28 /* Get target parameters */
297 #define MBC_SET_INITIATOR_ID 0x30 /* Set initiator SCSI ID */
298 #define MBC_SET_SELECTION_TIMEOUT 0x31 /* Set selection timeout */
299 #define MBC_SET_RETRY_COUNT 0x32 /* Set retry count and delay */
300 #define MBC_SET_TAG_AGE_LIMIT 0x33 /* Set tag age limit */
301 #define MBC_SET_CLOCK_RATE 0x34 /* Set clock rate */
302 #define MBC_SET_ACTIVE_NEGATION 0x35 /* Set active negation state */
303 #define MBC_SET_ASYNC_DATA_SETUP 0x36 /* Set async data setup time */
304 #define MBC_SET_PCI_CONTROL 0x37 /* Set BUS control parameters */
305 #define MBC_SET_TARGET_PARAMETERS 0x38 /* Set target parameters */
306 #define MBC_SET_DEVICE_QUEUE 0x39 /* Set device queue parameters */
307 #define MBC_SET_RESET_DELAY_PARAMETERS 0x3A /* Set reset delay parameters */
308 #define MBC_SET_SYSTEM_PARAMETER 0x45 /* Set system parameter word */
309 #define MBC_SET_FIRMWARE_FEATURES 0x4A /* Set firmware feature word */
310 #define MBC_INIT_REQUEST_QUEUE_A64 0x52 /* Initialize request queue A64 */
311 #define MBC_INIT_RESPONSE_QUEUE_A64 0x53 /* Initialize response q A64 */
312 #define MBC_ENABLE_TARGET_MODE 0x55 /* Enable target mode */
313 #define MBC_SET_DATA_OVERRUN_RECOVERY 0x5A /* Set data overrun recovery mode */
316 * ISP Get/Set Target Parameters mailbox command control flags.
318 #define TP_PPR BIT_5 /* PPR */
319 #define TP_RENEGOTIATE BIT_8 /* Renegotiate on error. */
320 #define TP_STOP_QUEUE BIT_9 /* Stop que on check condition */
321 #define TP_AUTO_REQUEST_SENSE BIT_10 /* Automatic request sense. */
322 #define TP_TAGGED_QUEUE BIT_11 /* Tagged queuing. */
323 #define TP_SYNC BIT_12 /* Synchronous data transfers. */
324 #define TP_WIDE BIT_13 /* Wide data transfers. */
325 #define TP_PARITY BIT_14 /* Parity checking. */
326 #define TP_DISCONNECT BIT_15 /* Disconnect privilege. */
329 * NVRAM Command values.
331 #define NV_START_BIT BIT_2
332 #define NV_WRITE_OP (BIT_26 | BIT_24)
333 #define NV_READ_OP (BIT_26 | BIT_25)
334 #define NV_ERASE_OP (BIT_26 | BIT_25 | BIT_24)
335 #define NV_MASK_OP (BIT_26 | BIT_25 | BIT_24)
336 #define NV_DELAY_COUNT 10
339 * QLogic ISP1280/ISP12160 NVRAM structure definition.
346 uint8_t version; /* 4 */
349 uint8_t bios_configuration_mode:2;
350 uint8_t bios_disable:1;
351 uint8_t selectable_scsi_boot_enable:1;
352 uint8_t cd_rom_boot_enable:1;
353 uint8_t disable_loading_risc_code:1;
354 uint8_t enable_64bit_addressing:1;
356 } cntr_flags_1; /* 5 */
359 uint8_t boot_lun_number:5;
360 uint8_t scsi_bus_number:1;
363 } cntr_flags_2l; /* 7 */
366 uint8_t boot_target_number:4;
371 } cntr_flags_2h; /* 8 */
373 uint16_t unused_8; /* 8, 9 */
374 uint16_t unused_10; /* 10, 11 */
375 uint16_t unused_12; /* 12, 13 */
376 uint16_t unused_14; /* 14, 15 */
382 uint8_t burst_enable:1;
383 uint8_t reserved_1:1;
384 uint8_t fifo_threshold:4;
386 } isp_config; /* 16 */
389 * 0 = Disable, 1 = high only, 3 = Auto term
394 uint8_t scsi_bus_1_control:2;
395 uint8_t scsi_bus_0_control:2;
399 uint8_t auto_term_support:1;
401 } termination; /* 17 */
403 uint16_t isp_parameter; /* 18, 19 */
408 uint16_t enable_fast_posting:1;
409 uint16_t report_lvd_bus_transition:1;
412 uint16_t disable_iosbs_with_bus_reset_status:1;
413 uint16_t disable_synchronous_backoff:1;
415 uint16_t synchronous_backoff_reporting:1;
416 uint16_t disable_reselection_fairness:1;
418 uint16_t unused_10:1;
419 uint16_t unused_11:1;
420 uint16_t unused_12:1;
421 uint16_t unused_13:1;
422 uint16_t unused_14:1;
423 uint16_t unused_15:1;
425 } firmware_feature; /* 20, 21 */
427 uint16_t unused_22; /* 22, 23 */
431 uint8_t initiator_id:4;
432 uint8_t scsi_reset_disable:1;
433 uint8_t scsi_bus_size:1;
434 uint8_t scsi_bus_type:1;
438 uint8_t bus_reset_delay; /* 25 */
439 uint8_t retry_count; /* 26 */
440 uint8_t retry_delay; /* 27 */
443 uint8_t async_data_setup_time:4;
444 uint8_t req_ack_active_negation:1;
445 uint8_t data_line_active_negation:1;
450 uint8_t unused_29; /* 29 */
452 uint16_t selection_timeout; /* 30, 31 */
453 uint16_t max_queue_depth; /* 32, 33 */
455 uint16_t unused_34; /* 34, 35 */
456 uint16_t unused_36; /* 36, 37 */
457 uint16_t unused_38; /* 38, 39 */
463 uint8_t renegotiate_on_error:1;
464 uint8_t stop_queue_on_check:1;
465 uint8_t auto_request_sense:1;
466 uint8_t tag_queuing:1;
467 uint8_t enable_sync:1;
468 uint8_t enable_wide:1;
469 uint8_t parity_checking:1;
470 uint8_t disconnect_allowed:1;
472 } parameter; /* 40 */
474 uint8_t execution_throttle; /* 41 */
475 uint8_t sync_period; /* 42 */
480 uint8_t sync_offset:4;
481 uint8_t device_enable:1;
482 uint8_t lun_disable:1;
487 uint8_t sync_offset:5;
488 uint8_t device_enable:1;
493 union { /* PPR flags for the 1x160 controllers */
496 uint8_t ppr_options:4;
497 uint8_t ppr_bus_width:2;
499 uint8_t enable_ppr:1;
502 uint8_t unused_45; /* 45 */
503 } target[MAX_TARGETS];
506 uint16_t unused_248; /* 248, 249 */
508 uint16_t subsystem_id[2]; /* 250, 251, 252, 253 */
512 uint8_t system_id_pointer;
515 uint8_t chksum; /* 255 */
519 * ISP queue - command entry structure definition.
521 #define MAX_CMDSZ 12 /* SCSI maximum CDB size. */
523 uint8_t entry_type; /* Entry type. */
524 #define COMMAND_TYPE 1 /* Command entry */
525 uint8_t entry_count; /* Entry count. */
526 uint8_t sys_define; /* System defined. */
527 uint8_t entry_status; /* Entry Status. */
528 uint32_t handle; /* System handle. */
529 uint8_t lun; /* SCSI LUN */
530 uint8_t target; /* SCSI ID */
531 uint16_t cdb_len; /* SCSI command length. */
532 uint16_t control_flags; /* Control flags. */
534 uint16_t timeout; /* Command timeout. */
535 uint16_t dseg_count; /* Data segment count. */
536 uint8_t scsi_cdb[MAX_CMDSZ]; /* SCSI command words. */
537 uint32_t dseg_0_address; /* Data segment 0 address. */
538 uint32_t dseg_0_length; /* Data segment 0 length. */
539 uint32_t dseg_1_address; /* Data segment 1 address. */
540 uint32_t dseg_1_length; /* Data segment 1 length. */
541 uint32_t dseg_2_address; /* Data segment 2 address. */
542 uint32_t dseg_2_length; /* Data segment 2 length. */
543 uint32_t dseg_3_address; /* Data segment 3 address. */
544 uint32_t dseg_3_length; /* Data segment 3 length. */
548 * ISP queue - continuation entry structure definition.
551 uint8_t entry_type; /* Entry type. */
552 #define CONTINUE_TYPE 2 /* Continuation entry. */
553 uint8_t entry_count; /* Entry count. */
554 uint8_t sys_define; /* System defined. */
555 uint8_t entry_status; /* Entry Status. */
556 uint32_t reserved; /* Reserved */
557 uint32_t dseg_0_address; /* Data segment 0 address. */
558 uint32_t dseg_0_length; /* Data segment 0 length. */
559 uint32_t dseg_1_address; /* Data segment 1 address. */
560 uint32_t dseg_1_length; /* Data segment 1 length. */
561 uint32_t dseg_2_address; /* Data segment 2 address. */
562 uint32_t dseg_2_length; /* Data segment 2 length. */
563 uint32_t dseg_3_address; /* Data segment 3 address. */
564 uint32_t dseg_3_length; /* Data segment 3 length. */
565 uint32_t dseg_4_address; /* Data segment 4 address. */
566 uint32_t dseg_4_length; /* Data segment 4 length. */
567 uint32_t dseg_5_address; /* Data segment 5 address. */
568 uint32_t dseg_5_length; /* Data segment 5 length. */
569 uint32_t dseg_6_address; /* Data segment 6 address. */
570 uint32_t dseg_6_length; /* Data segment 6 length. */
574 * ISP queue - status entry structure definition.
577 uint8_t entry_type; /* Entry type. */
578 #define STATUS_TYPE 3 /* Status entry. */
579 uint8_t entry_count; /* Entry count. */
580 uint8_t sys_define; /* System defined. */
581 uint8_t entry_status; /* Entry Status. */
582 #define RF_CONT BIT_0 /* Continuation. */
583 #define RF_FULL BIT_1 /* Full */
584 #define RF_BAD_HEADER BIT_2 /* Bad header. */
585 #define RF_BAD_PAYLOAD BIT_3 /* Bad payload. */
586 uint32_t handle; /* System handle. */
587 uint16_t scsi_status; /* SCSI status. */
588 uint16_t comp_status; /* Completion status. */
589 uint16_t state_flags; /* State flags. */
590 #define SF_TRANSFER_CMPL BIT_14 /* Transfer Complete. */
591 #define SF_GOT_SENSE BIT_13 /* Got Sense */
592 #define SF_GOT_STATUS BIT_12 /* Got Status */
593 #define SF_TRANSFERRED_DATA BIT_11 /* Transferred data */
594 #define SF_SENT_CDB BIT_10 /* Send CDB */
595 #define SF_GOT_TARGET BIT_9 /* */
596 #define SF_GOT_BUS BIT_8 /* */
597 uint16_t status_flags; /* Status flags. */
598 uint16_t time; /* Time. */
599 uint16_t req_sense_length; /* Request sense data length. */
600 uint32_t residual_length; /* Residual transfer length. */
601 uint16_t reserved[4];
602 uint8_t req_sense_data[32]; /* Request sense data. */
606 * ISP queue - marker entry structure definition.
609 uint8_t entry_type; /* Entry type. */
610 #define MARKER_TYPE 4 /* Marker entry. */
611 uint8_t entry_count; /* Entry count. */
612 uint8_t sys_define; /* System defined. */
613 uint8_t entry_status; /* Entry Status. */
615 uint8_t lun; /* SCSI LUN */
616 uint8_t target; /* SCSI ID */
617 uint8_t modifier; /* Modifier (7-0). */
618 #define MK_SYNC_ID_LUN 0 /* Synchronize ID/LUN */
619 #define MK_SYNC_ID 1 /* Synchronize ID */
620 #define MK_SYNC_ALL 2 /* Synchronize all ID/LUN */
621 uint8_t reserved_1[53];
625 * ISP queue - extended command entry structure definition.
627 * Unused by the driver!
630 uint8_t entry_type; /* Entry type. */
631 #define EXTENDED_CMD_TYPE 5 /* Extended command entry. */
632 uint8_t entry_count; /* Entry count. */
633 uint8_t sys_define; /* System defined. */
634 uint8_t entry_status; /* Entry Status. */
635 uint32_t handle; /* System handle. */
636 uint8_t lun; /* SCSI LUN */
637 uint8_t target; /* SCSI ID */
638 uint16_t cdb_len; /* SCSI command length. */
639 uint16_t control_flags; /* Control flags. */
641 uint16_t timeout; /* Command timeout. */
642 uint16_t dseg_count; /* Data segment count. */
643 uint8_t scsi_cdb[88]; /* SCSI command words. */
647 * ISP queue - 64-Bit addressing, command entry structure definition.
650 uint8_t entry_type; /* Entry type. */
651 #define COMMAND_A64_TYPE 9 /* Command A64 entry */
652 uint8_t entry_count; /* Entry count. */
653 uint8_t sys_define; /* System defined. */
654 uint8_t entry_status; /* Entry Status. */
655 uint32_t handle; /* System handle. */
656 uint8_t lun; /* SCSI LUN */
657 uint8_t target; /* SCSI ID */
658 uint16_t cdb_len; /* SCSI command length. */
659 uint16_t control_flags; /* Control flags. */
661 uint16_t timeout; /* Command timeout. */
662 uint16_t dseg_count; /* Data segment count. */
663 uint8_t scsi_cdb[MAX_CMDSZ]; /* SCSI command words. */
664 uint32_t reserved_1[2]; /* unused */
665 uint32_t dseg_0_address[2]; /* Data segment 0 address. */
666 uint32_t dseg_0_length; /* Data segment 0 length. */
667 uint32_t dseg_1_address[2]; /* Data segment 1 address. */
668 uint32_t dseg_1_length; /* Data segment 1 length. */
669 } cmd_a64_entry_t, request_t;
672 * ISP queue - 64-Bit addressing, continuation entry structure definition.
674 struct cont_a64_entry {
675 uint8_t entry_type; /* Entry type. */
676 #define CONTINUE_A64_TYPE 0xA /* Continuation A64 entry. */
677 uint8_t entry_count; /* Entry count. */
678 uint8_t sys_define; /* System defined. */
679 uint8_t entry_status; /* Entry Status. */
680 uint32_t dseg_0_address[2]; /* Data segment 0 address. */
681 uint32_t dseg_0_length; /* Data segment 0 length. */
682 uint32_t dseg_1_address[2]; /* Data segment 1 address. */
683 uint32_t dseg_1_length; /* Data segment 1 length. */
684 uint32_t dseg_2_address[2]; /* Data segment 2 address. */
685 uint32_t dseg_2_length; /* Data segment 2 length. */
686 uint32_t dseg_3_address[2]; /* Data segment 3 address. */
687 uint32_t dseg_3_length; /* Data segment 3 length. */
688 uint32_t dseg_4_address[2]; /* Data segment 4 address. */
689 uint32_t dseg_4_length; /* Data segment 4 length. */
693 * ISP queue - enable LUN entry structure definition.
696 uint8_t entry_type; /* Entry type. */
697 #define ENABLE_LUN_TYPE 0xB /* Enable LUN entry. */
698 uint8_t entry_count; /* Entry count. */
700 uint8_t entry_status; /* Entry Status not used. */
702 uint16_t lun; /* Bit 15 is bus number. */
704 uint32_t option_flags;
707 uint8_t command_count; /* Number of ATIOs allocated. */
708 uint8_t immed_notify_count; /* Number of Immediate Notify */
709 /* entries allocated. */
710 uint8_t group_6_length; /* SCSI CDB length for group 6 */
711 /* commands (2-26). */
712 uint8_t group_7_length; /* SCSI CDB length for group 7 */
713 /* commands (2-26). */
714 uint16_t timeout; /* 0 = 30 seconds, 0xFFFF = disable */
715 uint16_t reserved_6[20];
719 * ISP queue - modify LUN entry structure definition.
721 * Unused by the driver!
723 struct modify_lun_entry {
724 uint8_t entry_type; /* Entry type. */
725 #define MODIFY_LUN_TYPE 0xC /* Modify LUN entry. */
726 uint8_t entry_count; /* Entry count. */
728 uint8_t entry_status; /* Entry Status. */
730 uint8_t lun; /* SCSI LUN */
734 uint32_t option_flags;
737 uint8_t command_count; /* Number of ATIOs allocated. */
738 uint8_t immed_notify_count; /* Number of Immediate Notify */
739 /* entries allocated. */
741 uint16_t timeout; /* 0 = 30 seconds, 0xFFFF = disable */
742 uint16_t reserved_7[20];
746 * ISP queue - immediate notify entry structure definition.
748 struct notify_entry {
749 uint8_t entry_type; /* Entry type. */
750 #define IMMED_NOTIFY_TYPE 0xD /* Immediate notify entry. */
751 uint8_t entry_count; /* Entry count. */
753 uint8_t entry_status; /* Entry Status. */
756 uint8_t initiator_id;
759 uint32_t option_flags;
762 uint8_t tag_value; /* Received queue tag message value */
763 uint8_t tag_type; /* Received queue tag message type */
764 /* entries allocated. */
766 uint8_t scsi_msg[8]; /* SCSI message not handled by ISP */
767 uint16_t reserved_5[8];
768 uint8_t sense_data[18];
772 * ISP queue - notify acknowledge entry structure definition.
775 uint8_t entry_type; /* Entry type. */
776 #define NOTIFY_ACK_TYPE 0xE /* Notify acknowledge entry. */
777 uint8_t entry_count; /* Entry count. */
779 uint8_t entry_status; /* Entry Status. */
782 uint8_t initiator_id;
785 uint32_t option_flags;
789 uint16_t reserved_4[22];
793 * ISP queue - Accept Target I/O (ATIO) entry structure definition.
796 uint8_t entry_type; /* Entry type. */
797 #define ACCEPT_TGT_IO_TYPE 6 /* Accept target I/O entry. */
798 uint8_t entry_count; /* Entry count. */
800 uint8_t entry_status; /* Entry Status. */
803 uint8_t initiator_id;
806 uint32_t option_flags;
809 uint8_t tag_value; /* Received queue tag message value */
810 uint8_t tag_type; /* Received queue tag message type */
812 uint8_t sense_data[18];
816 * ISP queue - Continue Target I/O (CTIO) entry structure definition.
819 uint8_t entry_type; /* Entry type. */
820 #define CONTINUE_TGT_IO_TYPE 7 /* CTIO entry */
821 uint8_t entry_count; /* Entry count. */
823 uint8_t entry_status; /* Entry Status. */
825 uint8_t lun; /* SCSI LUN */
826 uint8_t initiator_id;
829 uint32_t option_flags;
832 uint8_t tag_value; /* Received queue tag message value */
833 uint8_t tag_type; /* Received queue tag message type */
834 uint32_t transfer_length;
836 uint16_t timeout; /* 0 = 30 seconds, 0xFFFF = disable */
837 uint16_t dseg_count; /* Data segment count. */
838 uint32_t dseg_0_address; /* Data segment 0 address. */
839 uint32_t dseg_0_length; /* Data segment 0 length. */
840 uint32_t dseg_1_address; /* Data segment 1 address. */
841 uint32_t dseg_1_length; /* Data segment 1 length. */
842 uint32_t dseg_2_address; /* Data segment 2 address. */
843 uint32_t dseg_2_length; /* Data segment 2 length. */
844 uint32_t dseg_3_address; /* Data segment 3 address. */
845 uint32_t dseg_3_length; /* Data segment 3 length. */
849 * ISP queue - CTIO returned entry structure definition.
851 struct ctio_ret_entry {
852 uint8_t entry_type; /* Entry type. */
853 #define CTIO_RET_TYPE 7 /* CTIO return entry */
854 uint8_t entry_count; /* Entry count. */
856 uint8_t entry_status; /* Entry Status. */
858 uint8_t lun; /* SCSI LUN */
859 uint8_t initiator_id;
862 uint32_t option_flags;
865 uint8_t tag_value; /* Received queue tag message value */
866 uint8_t tag_type; /* Received queue tag message type */
867 uint32_t transfer_length;
869 uint16_t timeout; /* 0 = 30 seconds, 0xFFFF = disable */
870 uint16_t dseg_count; /* Data segment count. */
871 uint32_t dseg_0_address; /* Data segment 0 address. */
872 uint32_t dseg_0_length; /* Data segment 0 length. */
873 uint32_t dseg_1_address; /* Data segment 1 address. */
874 uint16_t dseg_1_length; /* Data segment 1 length. */
875 uint8_t sense_data[18];
879 * ISP queue - CTIO A64 entry structure definition.
881 struct ctio_a64_entry {
882 uint8_t entry_type; /* Entry type. */
883 #define CTIO_A64_TYPE 0xF /* CTIO A64 entry */
884 uint8_t entry_count; /* Entry count. */
886 uint8_t entry_status; /* Entry Status. */
888 uint8_t lun; /* SCSI LUN */
889 uint8_t initiator_id;
892 uint32_t option_flags;
895 uint8_t tag_value; /* Received queue tag message value */
896 uint8_t tag_type; /* Received queue tag message type */
897 uint32_t transfer_length;
899 uint16_t timeout; /* 0 = 30 seconds, 0xFFFF = disable */
900 uint16_t dseg_count; /* Data segment count. */
901 uint32_t reserved_4[2];
902 uint32_t dseg_0_address[2]; /* Data segment 0 address. */
903 uint32_t dseg_0_length; /* Data segment 0 length. */
904 uint32_t dseg_1_address[2]; /* Data segment 1 address. */
905 uint32_t dseg_1_length; /* Data segment 1 length. */
909 * ISP queue - CTIO returned entry structure definition.
911 struct ctio_a64_ret_entry {
912 uint8_t entry_type; /* Entry type. */
913 #define CTIO_A64_RET_TYPE 0xF /* CTIO A64 returned entry */
914 uint8_t entry_count; /* Entry count. */
916 uint8_t entry_status; /* Entry Status. */
918 uint8_t lun; /* SCSI LUN */
919 uint8_t initiator_id;
922 uint32_t option_flags;
925 uint8_t tag_value; /* Received queue tag message value */
926 uint8_t tag_type; /* Received queue tag message type */
927 uint32_t transfer_length;
929 uint16_t timeout; /* 0 = 30 seconds, 0xFFFF = disable */
930 uint16_t dseg_count; /* Data segment count. */
931 uint16_t reserved_4[7];
932 uint8_t sense_data[18];
936 * ISP request and response queue entry sizes
938 #define RESPONSE_ENTRY_SIZE (sizeof(struct response))
939 #define REQUEST_ENTRY_SIZE (sizeof(request_t))
942 * ISP status entry - completion status definitions.
944 #define CS_COMPLETE 0x0 /* No errors */
945 #define CS_INCOMPLETE 0x1 /* Incomplete transfer of cmd. */
946 #define CS_DMA 0x2 /* A DMA direction error. */
947 #define CS_TRANSPORT 0x3 /* Transport error. */
948 #define CS_RESET 0x4 /* SCSI bus reset occurred */
949 #define CS_ABORTED 0x5 /* System aborted command. */
950 #define CS_TIMEOUT 0x6 /* Timeout error. */
951 #define CS_DATA_OVERRUN 0x7 /* Data overrun. */
952 #define CS_COMMAND_OVERRUN 0x8 /* Command Overrun. */
953 #define CS_STATUS_OVERRUN 0x9 /* Status Overrun. */
954 #define CS_BAD_MSG 0xA /* Bad msg after status phase. */
955 #define CS_NO_MSG_OUT 0xB /* No msg out after selection. */
956 #define CS_EXTENDED_ID 0xC /* Extended ID failed. */
957 #define CS_IDE_MSG 0xD /* Target rejected IDE msg. */
958 #define CS_ABORT_MSG 0xE /* Target rejected abort msg. */
959 #define CS_REJECT_MSG 0xF /* Target rejected reject msg. */
960 #define CS_NOP_MSG 0x10 /* Target rejected NOP msg. */
961 #define CS_PARITY_MSG 0x11 /* Target rejected parity msg. */
962 #define CS_DEV_RESET_MSG 0x12 /* Target rejected dev rst msg. */
963 #define CS_ID_MSG 0x13 /* Target rejected ID msg. */
964 #define CS_FREE 0x14 /* Unexpected bus free. */
965 #define CS_DATA_UNDERRUN 0x15 /* Data Underrun. */
966 #define CS_TRANACTION_1 0x18 /* Transaction error 1 */
967 #define CS_TRANACTION_2 0x19 /* Transaction error 2 */
968 #define CS_TRANACTION_3 0x1a /* Transaction error 3 */
969 #define CS_INV_ENTRY_TYPE 0x1b /* Invalid entry type */
970 #define CS_DEV_QUEUE_FULL 0x1c /* Device queue full */
971 #define CS_PHASED_SKIPPED 0x1d /* SCSI phase skipped */
972 #define CS_ARS_FAILED 0x1e /* ARS failed */
973 #define CS_LVD_BUS_ERROR 0x21 /* LVD bus error */
974 #define CS_BAD_PAYLOAD 0x80 /* Driver defined */
975 #define CS_UNKNOWN 0x81 /* Driver defined */
976 #define CS_RETRY 0x82 /* Driver defined */
979 * ISP target entries - Option flags bit definitions.
981 #define OF_ENABLE_TAG BIT_1 /* Tagged queue action enable */
982 #define OF_DATA_IN BIT_6 /* Data in to initiator */
983 /* (data from target to initiator) */
984 #define OF_DATA_OUT BIT_7 /* Data out from initiator */
985 /* (data from initiator to target) */
986 #define OF_NO_DATA (BIT_7 | BIT_6)
987 #define OF_DISC_DISABLED BIT_15 /* Disconnects disabled */
988 #define OF_DISABLE_SDP BIT_24 /* Disable sending save data ptr */
989 #define OF_SEND_RDP BIT_26 /* Send restore data pointers msg */
990 #define OF_FORCE_DISC BIT_30 /* Disconnects mandatory */
991 #define OF_SSTS BIT_31 /* Send SCSI status */
995 * BUS parameters/settings structure - UNUSED
998 uint8_t id; /* Host adapter SCSI id */
999 uint8_t bus_reset_delay; /* SCSI bus reset delay. */
1000 uint8_t failed_reset_count; /* number of time reset failed */
1002 uint16_t device_enables; /* Device enable bits. */
1003 uint16_t lun_disables; /* LUN disable bits. */
1004 uint16_t qtag_enables; /* Tag queue enables. */
1005 uint16_t hiwat; /* High water mark per device. */
1006 uint8_t reset_marker:1;
1007 uint8_t disable_scsi_reset:1;
1008 uint8_t scsi_bus_dead:1; /* SCSI Bus is Dead, when 5 back to back resets failed */
1012 struct qla_driver_setup {
1016 uint32_t no_nvram:1;
1024 * Linux Host Adapter structure
1026 struct scsi_qla_host {
1027 /* Linux adapter configuration data */
1028 struct Scsi_Host *host; /* pointer to host data */
1029 struct scsi_qla_host *next;
1030 struct device_reg __iomem *iobase; /* Base Memory-mapped I/O address */
1032 unsigned char __iomem *mmpbase; /* memory mapped address */
1033 unsigned long host_no;
1034 struct pci_dev *pdev;
1039 unsigned long actthreads;
1040 unsigned long isr_count; /* Interrupt count */
1041 unsigned long spurious_int;
1043 /* Outstandings ISP commands. */
1044 struct srb *outstanding_cmds[MAX_OUTSTANDING_COMMANDS];
1046 /* BUS configuration data */
1047 struct bus_param bus_settings[MAX_BUSES];
1049 /* Received ISP mailbox data. */
1050 volatile uint16_t mailbox_out[MAILBOX_REGISTER_COUNT];
1052 dma_addr_t request_dma; /* Physical Address */
1053 request_t *request_ring; /* Base virtual address */
1054 request_t *request_ring_ptr; /* Current address. */
1055 uint16_t req_ring_index; /* Current index. */
1056 uint16_t req_q_cnt; /* Number of available entries. */
1058 dma_addr_t response_dma; /* Physical address. */
1059 struct response *response_ring; /* Base virtual address */
1060 struct response *response_ring_ptr; /* Current address. */
1061 uint16_t rsp_ring_index; /* Current index. */
1063 struct list_head done_q; /* Done queue */
1065 struct completion *mailbox_wait;
1068 uint32_t online:1; /* 0 */
1069 uint32_t reset_marker:1; /* 1 */
1070 uint32_t disable_host_adapter:1; /* 2 */
1071 uint32_t reset_active:1; /* 3 */
1072 uint32_t abort_isp_active:1; /* 4 */
1073 uint32_t disable_risc_code_load:1; /* 5 */
1075 uint32_t use_pci_vchannel:1;
1083 #endif /* _QLA1280_H */