2 * linux/arch/arm/mm/proc-arm720.S: MMU functions for ARM720
4 * Copyright (C) 2000 Steve Hill (sjhill@cotw.com)
5 * Rob Scott (rscott@mtrob.fdns.net)
6 * Copyright (C) 2000 ARM Limited, Deep Blue Solutions Ltd.
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
23 * These are the low level assembler for performing cache and TLB
24 * functions on the ARM720T. The ARM720T has a writethrough IDC
25 * cache, so we don't need to clean it.
28 * 05-09-2000 SJH Created by moving 720 specific functions
29 * out of 'proc-arm6,7.S' per RMK discussion
30 * 07-25-2000 SJH Added idle function.
31 * 08-25-2000 DBS Updated for integration of ARM Ltd version.
33 #include <linux/linkage.h>
34 #include <linux/init.h>
35 #include <asm/assembler.h>
36 #include <asm/asm-offsets.h>
37 #include <asm/pgtable-hwdef.h>
38 #include <asm/pgtable.h>
39 #include <asm/procinfo.h>
40 #include <asm/ptrace.h>
41 #include <asm/hardware.h>
44 * Function: arm720_proc_init (void)
45 * : arm720_proc_fin (void)
47 * Notes : This processor does not require these
49 ENTRY(cpu_arm720_dcache_clean_area)
50 ENTRY(cpu_arm720_proc_init)
53 ENTRY(cpu_arm720_proc_fin)
55 mov ip, #PSR_F_BIT | PSR_I_BIT | SVC_MODE
57 mrc p15, 0, r0, c1, c0, 0
58 bic r0, r0, #0x1000 @ ...i............
59 bic r0, r0, #0x000e @ ............wca.
60 mcr p15, 0, r0, c1, c0, 0 @ disable caches
61 mcr p15, 0, r1, c7, c7, 0 @ invalidate cache
65 * Function: arm720_proc_do_idle(void)
66 * Params : r0 = unused
67 * Purpose : put the processer in proper idle mode
69 ENTRY(cpu_arm720_do_idle)
73 * Function: arm720_switch_mm(unsigned long pgd_phys)
74 * Params : pgd_phys Physical address of page table
75 * Purpose : Perform a task switch, saving the old process' state and restoring
78 ENTRY(cpu_arm720_switch_mm)
80 mcr p15, 0, r1, c7, c7, 0 @ invalidate cache
81 mcr p15, 0, r0, c2, c0, 0 @ update page table ptr
82 mcr p15, 0, r1, c8, c7, 0 @ flush TLB (v4)
86 * Function: arm720_set_pte(pte_t *ptep, pte_t pte)
87 * Params : r0 = Address to set
89 * Purpose : Set a PTE and flush it out of any WB cache
92 ENTRY(cpu_arm720_set_pte)
93 str r1, [r0], #-2048 @ linux version
95 eor r1, r1, #L_PTE_PRESENT | L_PTE_YOUNG | L_PTE_WRITE | L_PTE_DIRTY
97 bic r2, r1, #PTE_SMALL_AP_MASK
98 bic r2, r2, #PTE_TYPE_MASK
99 orr r2, r2, #PTE_TYPE_SMALL
101 tst r1, #L_PTE_USER @ User?
102 orrne r2, r2, #PTE_SMALL_AP_URO_SRW
104 tst r1, #L_PTE_WRITE | L_PTE_DIRTY @ Write and Dirty?
105 orreq r2, r2, #PTE_SMALL_AP_UNO_SRW
107 tst r1, #L_PTE_PRESENT | L_PTE_YOUNG @ Present and Young
110 str r2, [r0] @ hardware version
114 * Function: arm720_reset
115 * Params : r0 = address to jump to
116 * Notes : This sets up everything for a reset
118 ENTRY(cpu_arm720_reset)
120 mcr p15, 0, ip, c7, c7, 0 @ invalidate cache
121 mcr p15, 0, ip, c8, c7, 0 @ flush TLB (v4)
122 mrc p15, 0, ip, c1, c0, 0 @ get ctrl register
123 bic ip, ip, #0x000f @ ............wcam
124 bic ip, ip, #0x2100 @ ..v....s........
125 mcr p15, 0, ip, c1, c0, 0 @ ctrl register
130 .type __arm710_setup, #function
133 mcr p15, 0, r0, c7, c7, 0 @ invalidate caches
134 mcr p15, 0, r0, c8, c7, 0 @ flush TLB (v4)
135 mrc p15, 0, r0, c1, c0 @ get control register
136 ldr r5, arm710_cr1_clear
138 ldr r5, arm710_cr1_set
140 mov pc, lr @ __ret (head.S)
141 .size __arm710_setup, . - __arm710_setup
145 * .RVI ZFRS BLDP WCAM
146 * .... 0001 ..11 1101
149 .type arm710_cr1_clear, #object
150 .type arm710_cr1_set, #object
156 .type __arm720_setup, #function
159 mcr p15, 0, r0, c7, c7, 0 @ invalidate caches
160 mcr p15, 0, r0, c8, c7, 0 @ flush TLB (v4)
161 mrc p15, 0, r0, c1, c0 @ get control register
162 ldr r5, arm720_cr1_clear
164 ldr r5, arm720_cr1_set
166 mov pc, lr @ __ret (head.S)
167 .size __arm720_setup, . - __arm720_setup
171 * .RVI ZFRS BLDP WCAM
172 * ..1. 1001 ..11 1101
175 .type arm720_cr1_clear, #object
176 .type arm720_cr1_set, #object
185 * Purpose : Function pointers used to access above functions - all calls
188 .type arm720_processor_functions, #object
189 ENTRY(arm720_processor_functions)
191 .word cpu_arm720_proc_init
192 .word cpu_arm720_proc_fin
193 .word cpu_arm720_reset
194 .word cpu_arm720_do_idle
195 .word cpu_arm720_dcache_clean_area
196 .word cpu_arm720_switch_mm
197 .word cpu_arm720_set_pte
198 .size arm720_processor_functions, . - arm720_processor_functions
202 .type cpu_arch_name, #object
203 cpu_arch_name: .asciz "armv4t"
204 .size cpu_arch_name, . - cpu_arch_name
206 .type cpu_elf_name, #object
207 cpu_elf_name: .asciz "v4"
208 .size cpu_elf_name, . - cpu_elf_name
210 .type cpu_arm710_name, #object
213 .size cpu_arm710_name, . - cpu_arm710_name
215 .type cpu_arm720_name, #object
218 .size cpu_arm720_name, . - cpu_arm720_name
223 * See linux/include/asm-arm/procinfo.h for a definition of this structure.
226 .section ".proc.info.init", #alloc, #execinstr
228 .type __arm710_proc_info, #object
230 .long 0x41807100 @ cpu_val
231 .long 0xffffff00 @ cpu_mask
232 .long PMD_TYPE_SECT | \
233 PMD_SECT_BUFFERABLE | \
234 PMD_SECT_CACHEABLE | \
236 PMD_SECT_AP_WRITE | \
238 b __arm710_setup @ cpu_flush
239 .long cpu_arch_name @ arch_name
240 .long cpu_elf_name @ elf_name
241 .long HWCAP_SWP | HWCAP_HALF | HWCAP_THUMB @ elf_hwcap
242 .long cpu_arm710_name @ name
243 .long arm720_processor_functions
247 .size __arm710_proc_info, . - __arm710_proc_info
249 .type __arm720_proc_info, #object
251 .long 0x41807200 @ cpu_val
252 .long 0xffffff00 @ cpu_mask
253 .long PMD_TYPE_SECT | \
254 PMD_SECT_BUFFERABLE | \
255 PMD_SECT_CACHEABLE | \
257 PMD_SECT_AP_WRITE | \
259 b __arm720_setup @ cpu_flush
260 .long cpu_arch_name @ arch_name
261 .long cpu_elf_name @ elf_name
262 .long HWCAP_SWP | HWCAP_HALF | HWCAP_THUMB @ elf_hwcap
263 .long cpu_arm720_name @ name
264 .long arm720_processor_functions
268 .size __arm720_proc_info, . - __arm720_proc_info