2 * au1550_ac97.c -- Sound driver for Alchemy Au1550 MIPS Internet Edge
5 * Copyright 2004 Embedded Edge, LLC
8 * Mostly copied from the au1000.c driver and some from the
9 * PowerMac dbdma driver.
10 * We assume the processor can do memory coherent DMA.
12 * Ported to 2.6 by Matt Porter <mporter@kernel.crashing.org>
14 * This program is free software; you can redistribute it and/or modify it
15 * under the terms of the GNU General Public License as published by the
16 * Free Software Foundation; either version 2 of the License, or (at your
17 * option) any later version.
19 * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
20 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
21 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
22 * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
23 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
24 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
25 * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
26 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
27 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
28 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
30 * You should have received a copy of the GNU General Public License along
31 * with this program; if not, write to the Free Software Foundation, Inc.,
32 * 675 Mass Ave, Cambridge, MA 02139, USA.
38 #include <linux/module.h>
39 #include <linux/string.h>
40 #include <linux/ioport.h>
41 #include <linux/sched.h>
42 #include <linux/delay.h>
43 #include <linux/sound.h>
44 #include <linux/slab.h>
45 #include <linux/soundcard.h>
46 #include <linux/init.h>
47 #include <linux/interrupt.h>
48 #include <linux/kernel.h>
49 #include <linux/poll.h>
50 #include <linux/bitops.h>
51 #include <linux/spinlock.h>
52 #include <linux/smp_lock.h>
53 #include <linux/ac97_codec.h>
54 #include <linux/mutex.h>
57 #include <asm/uaccess.h>
58 #include <asm/hardirq.h>
59 #include <asm/mach-au1x00/au1xxx_psc.h>
60 #include <asm/mach-au1x00/au1xxx_dbdma.h>
61 #include <asm/mach-au1x00/au1xxx.h>
63 #undef OSS_DOCUMENTED_MIXER_SEMANTICS
66 #define POLL_COUNT 0x50000
67 #define AC97_EXT_DACS (AC97_EXTID_SDAC | AC97_EXTID_CDAC | AC97_EXTID_LDAC)
69 /* The number of DBDMA ring descriptors to allocate. No sense making
70 * this too large....if you can't keep up with a few you aren't likely
71 * to be able to with lots of them, either.
73 #define NUM_DBDMA_DESCRIPTORS 4
75 #define err(format, arg...) printk(KERN_ERR format "\n" , ## arg)
78 * 0 = no VRA, 1 = use VRA if codec supports it
81 module_param(vra, bool, 0);
82 MODULE_PARM_DESC(vra, "if 1 use VRA if codec supports it");
84 static struct au1550_state {
88 struct ac97_codec *codec;
89 unsigned codec_base_caps; /* AC'97 reg 00h, "Reset Register" */
90 unsigned codec_ext_caps; /* AC'97 reg 28h, "Extended Audio ID" */
91 int no_vra; /* do not use VRA */
94 struct mutex open_mutex;
97 wait_queue_head_t open_wait;
101 unsigned sample_rate;
103 unsigned sample_size;
105 int dma_bytes_per_sample;
106 int user_bytes_per_sample;
116 unsigned total_bytes;
118 wait_queue_head_t wait;
120 /* redundant, but makes calculations easier */
122 unsigned dma_fragsize;
130 unsigned ossfragshift;
132 unsigned subdivision;
163 au1550_delay(int msec)
171 tmo = jiffies + (msec * HZ) / 1000;
173 tmo2 = tmo - jiffies;
176 schedule_timeout(tmo2);
181 rdcodec(struct ac97_codec *codec, u8 addr)
183 struct au1550_state *s = (struct au1550_state *)codec->private_data;
189 spin_lock_irqsave(&s->lock, flags);
191 for (i = 0; i < POLL_COUNT; i++) {
192 val = au_readl(PSC_AC97STAT);
194 if (!(val & PSC_AC97STAT_CP))
198 err("rdcodec: codec cmd pending expired!");
200 cmd = (u32)PSC_AC97CDC_INDX(addr);
201 cmd |= PSC_AC97CDC_RD; /* read command */
202 au_writel(cmd, PSC_AC97CDC);
205 /* now wait for the data
207 for (i = 0; i < POLL_COUNT; i++) {
208 val = au_readl(PSC_AC97STAT);
210 if (!(val & PSC_AC97STAT_CP))
213 if (i == POLL_COUNT) {
214 err("rdcodec: read poll expired!");
219 /* wait for command done?
221 for (i = 0; i < POLL_COUNT; i++) {
222 val = au_readl(PSC_AC97EVNT);
224 if (val & PSC_AC97EVNT_CD)
227 if (i == POLL_COUNT) {
228 err("rdcodec: read cmdwait expired!");
233 data = au_readl(PSC_AC97CDC) & 0xffff;
236 /* Clear command done event.
238 au_writel(PSC_AC97EVNT_CD, PSC_AC97EVNT);
242 spin_unlock_irqrestore(&s->lock, flags);
249 wrcodec(struct ac97_codec *codec, u8 addr, u16 data)
251 struct au1550_state *s = (struct au1550_state *)codec->private_data;
256 spin_lock_irqsave(&s->lock, flags);
258 for (i = 0; i < POLL_COUNT; i++) {
259 val = au_readl(PSC_AC97STAT);
261 if (!(val & PSC_AC97STAT_CP))
265 err("wrcodec: codec cmd pending expired!");
267 cmd = (u32)PSC_AC97CDC_INDX(addr);
269 au_writel(cmd, PSC_AC97CDC);
272 for (i = 0; i < POLL_COUNT; i++) {
273 val = au_readl(PSC_AC97STAT);
275 if (!(val & PSC_AC97STAT_CP))
279 err("wrcodec: codec cmd pending expired!");
281 for (i = 0; i < POLL_COUNT; i++) {
282 val = au_readl(PSC_AC97EVNT);
284 if (val & PSC_AC97EVNT_CD)
288 err("wrcodec: read cmdwait expired!");
290 /* Clear command done event.
292 au_writel(PSC_AC97EVNT_CD, PSC_AC97EVNT);
295 spin_unlock_irqrestore(&s->lock, flags);
299 waitcodec(struct ac97_codec *codec)
305 /* codec_wait is used to wait for a ready state after
310 /* first poll the CODEC_READY tag bit
312 for (i = 0; i < POLL_COUNT; i++) {
313 val = au_readl(PSC_AC97STAT);
315 if (val & PSC_AC97STAT_CR)
318 if (i == POLL_COUNT) {
319 err("waitcodec: CODEC_READY poll expired!");
323 /* get AC'97 powerdown control/status register
325 temp = rdcodec(codec, AC97_POWER_CONTROL);
327 /* If anything is powered down, power'em up
332 wrcodec(codec, AC97_POWER_CONTROL, 0);
337 temp = rdcodec(codec, AC97_POWER_CONTROL);
340 /* Check if Codec REF,ANL,DAC,ADC ready
342 if ((temp & 0x7f0f) != 0x000f)
343 err("codec reg 26 status (0x%x) not ready!!", temp);
346 /* stop the ADC before calling */
348 set_adc_rate(struct au1550_state *s, unsigned rate)
350 struct dmabuf *adc = &s->dma_adc;
351 struct dmabuf *dac = &s->dma_dac;
352 unsigned adc_rate, dac_rate;
358 adc->src_factor = ((96000 / rate) + 1) >> 1;
359 adc->sample_rate = 48000 / adc->src_factor;
365 ac97_extstat = rdcodec(s->codec, AC97_EXTENDED_STATUS);
367 rate = rate > 48000 ? 48000 : rate;
371 wrcodec(s->codec, AC97_EXTENDED_STATUS,
372 ac97_extstat | AC97_EXTSTAT_VRA);
374 /* now write the sample rate
376 wrcodec(s->codec, AC97_PCM_LR_ADC_RATE, (u16) rate);
378 /* read it back for actual supported rate
380 adc_rate = rdcodec(s->codec, AC97_PCM_LR_ADC_RATE);
382 pr_debug("set_adc_rate: set to %d Hz\n", adc_rate);
384 /* some codec's don't allow unequal DAC and ADC rates, in which case
385 * writing one rate reg actually changes both.
387 dac_rate = rdcodec(s->codec, AC97_PCM_FRONT_DAC_RATE);
388 if (dac->num_channels > 2)
389 wrcodec(s->codec, AC97_PCM_SURR_DAC_RATE, dac_rate);
390 if (dac->num_channels > 4)
391 wrcodec(s->codec, AC97_PCM_LFE_DAC_RATE, dac_rate);
393 adc->sample_rate = adc_rate;
394 dac->sample_rate = dac_rate;
397 /* stop the DAC before calling */
399 set_dac_rate(struct au1550_state *s, unsigned rate)
401 struct dmabuf *dac = &s->dma_dac;
402 struct dmabuf *adc = &s->dma_adc;
403 unsigned adc_rate, dac_rate;
409 dac->src_factor = ((96000 / rate) + 1) >> 1;
410 dac->sample_rate = 48000 / dac->src_factor;
416 ac97_extstat = rdcodec(s->codec, AC97_EXTENDED_STATUS);
418 rate = rate > 48000 ? 48000 : rate;
422 wrcodec(s->codec, AC97_EXTENDED_STATUS,
423 ac97_extstat | AC97_EXTSTAT_VRA);
425 /* now write the sample rate
427 wrcodec(s->codec, AC97_PCM_FRONT_DAC_RATE, (u16) rate);
429 /* I don't support different sample rates for multichannel,
430 * so make these channels the same.
432 if (dac->num_channels > 2)
433 wrcodec(s->codec, AC97_PCM_SURR_DAC_RATE, (u16) rate);
434 if (dac->num_channels > 4)
435 wrcodec(s->codec, AC97_PCM_LFE_DAC_RATE, (u16) rate);
436 /* read it back for actual supported rate
438 dac_rate = rdcodec(s->codec, AC97_PCM_FRONT_DAC_RATE);
440 pr_debug("set_dac_rate: set to %d Hz\n", dac_rate);
442 /* some codec's don't allow unequal DAC and ADC rates, in which case
443 * writing one rate reg actually changes both.
445 adc_rate = rdcodec(s->codec, AC97_PCM_LR_ADC_RATE);
447 dac->sample_rate = dac_rate;
448 adc->sample_rate = adc_rate;
452 stop_dac(struct au1550_state *s)
454 struct dmabuf *db = &s->dma_dac;
461 spin_lock_irqsave(&s->lock, flags);
463 au_writel(PSC_AC97PCR_TP, PSC_AC97PCR);
466 /* Wait for Transmit Busy to show disabled.
469 stat = au_readl(PSC_AC97STAT);
471 } while ((stat & PSC_AC97STAT_TB) != 0);
473 au1xxx_dbdma_reset(db->dmanr);
477 spin_unlock_irqrestore(&s->lock, flags);
481 stop_adc(struct au1550_state *s)
483 struct dmabuf *db = &s->dma_adc;
490 spin_lock_irqsave(&s->lock, flags);
492 au_writel(PSC_AC97PCR_RP, PSC_AC97PCR);
495 /* Wait for Receive Busy to show disabled.
498 stat = au_readl(PSC_AC97STAT);
500 } while ((stat & PSC_AC97STAT_RB) != 0);
502 au1xxx_dbdma_reset(db->dmanr);
506 spin_unlock_irqrestore(&s->lock, flags);
511 set_xmit_slots(int num_channels)
513 u32 ac97_config, stat;
515 ac97_config = au_readl(PSC_AC97CFG);
517 ac97_config &= ~(PSC_AC97CFG_TXSLOT_MASK | PSC_AC97CFG_DE_ENABLE);
518 au_writel(ac97_config, PSC_AC97CFG);
521 switch (num_channels) {
522 case 6: /* stereo with surround and center/LFE,
525 ac97_config |= PSC_AC97CFG_TXSLOT_ENA(6);
526 ac97_config |= PSC_AC97CFG_TXSLOT_ENA(9);
528 case 4: /* stereo with surround, slots 3,4,7,8 */
529 ac97_config |= PSC_AC97CFG_TXSLOT_ENA(7);
530 ac97_config |= PSC_AC97CFG_TXSLOT_ENA(8);
532 case 2: /* stereo, slots 3,4 */
534 ac97_config |= PSC_AC97CFG_TXSLOT_ENA(3);
535 ac97_config |= PSC_AC97CFG_TXSLOT_ENA(4);
538 au_writel(ac97_config, PSC_AC97CFG);
541 ac97_config |= PSC_AC97CFG_DE_ENABLE;
542 au_writel(ac97_config, PSC_AC97CFG);
545 /* Wait for Device ready.
548 stat = au_readl(PSC_AC97STAT);
550 } while ((stat & PSC_AC97STAT_DR) == 0);
554 set_recv_slots(int num_channels)
556 u32 ac97_config, stat;
558 ac97_config = au_readl(PSC_AC97CFG);
560 ac97_config &= ~(PSC_AC97CFG_RXSLOT_MASK | PSC_AC97CFG_DE_ENABLE);
561 au_writel(ac97_config, PSC_AC97CFG);
564 /* Always enable slots 3 and 4 (stereo). Slot 6 is
565 * optional Mic ADC, which we don't support yet.
567 ac97_config |= PSC_AC97CFG_RXSLOT_ENA(3);
568 ac97_config |= PSC_AC97CFG_RXSLOT_ENA(4);
570 au_writel(ac97_config, PSC_AC97CFG);
573 ac97_config |= PSC_AC97CFG_DE_ENABLE;
574 au_writel(ac97_config, PSC_AC97CFG);
577 /* Wait for Device ready.
580 stat = au_readl(PSC_AC97STAT);
582 } while ((stat & PSC_AC97STAT_DR) == 0);
585 /* Hold spinlock for both start_dac() and start_adc() calls */
587 start_dac(struct au1550_state *s)
589 struct dmabuf *db = &s->dma_dac;
594 set_xmit_slots(db->num_channels);
595 au_writel(PSC_AC97PCR_TC, PSC_AC97PCR);
597 au_writel(PSC_AC97PCR_TS, PSC_AC97PCR);
600 au1xxx_dbdma_start(db->dmanr);
606 start_adc(struct au1550_state *s)
608 struct dmabuf *db = &s->dma_adc;
614 /* Put two buffers on the ring to get things started.
616 for (i=0; i<2; i++) {
617 au1xxx_dbdma_put_dest(db->dmanr, db->nextIn, db->dma_fragsize);
619 db->nextIn += db->dma_fragsize;
620 if (db->nextIn >= db->rawbuf + db->dmasize)
621 db->nextIn -= db->dmasize;
624 set_recv_slots(db->num_channels);
625 au1xxx_dbdma_start(db->dmanr);
626 au_writel(PSC_AC97PCR_RC, PSC_AC97PCR);
628 au_writel(PSC_AC97PCR_RS, PSC_AC97PCR);
635 prog_dmabuf(struct au1550_state *s, struct dmabuf *db)
637 unsigned user_bytes_per_sec;
639 unsigned rate = db->sample_rate;
642 db->ready = db->mapped = 0;
643 db->buforder = 5; /* 32 * PAGE_SIZE */
644 db->rawbuf = kmalloc((PAGE_SIZE << db->buforder), GFP_KERNEL);
650 if (db->sample_size == 8)
652 if (db->num_channels == 1)
654 db->cnt_factor *= db->src_factor;
658 db->nextIn = db->nextOut = db->rawbuf;
660 db->user_bytes_per_sample = (db->sample_size>>3) * db->num_channels;
661 db->dma_bytes_per_sample = 2 * ((db->num_channels == 1) ?
662 2 : db->num_channels);
664 user_bytes_per_sec = rate * db->user_bytes_per_sample;
665 bufs = PAGE_SIZE << db->buforder;
666 if (db->ossfragshift) {
667 if ((1000 << db->ossfragshift) < user_bytes_per_sec)
668 db->fragshift = ld2(user_bytes_per_sec/1000);
670 db->fragshift = db->ossfragshift;
672 db->fragshift = ld2(user_bytes_per_sec / 100 /
673 (db->subdivision ? db->subdivision : 1));
674 if (db->fragshift < 3)
678 db->fragsize = 1 << db->fragshift;
679 db->dma_fragsize = db->fragsize * db->cnt_factor;
680 db->numfrag = bufs / db->dma_fragsize;
682 while (db->numfrag < 4 && db->fragshift > 3) {
684 db->fragsize = 1 << db->fragshift;
685 db->dma_fragsize = db->fragsize * db->cnt_factor;
686 db->numfrag = bufs / db->dma_fragsize;
689 if (db->ossmaxfrags >= 4 && db->ossmaxfrags < db->numfrag)
690 db->numfrag = db->ossmaxfrags;
692 db->dmasize = db->dma_fragsize * db->numfrag;
693 memset(db->rawbuf, 0, bufs);
695 pr_debug("prog_dmabuf: rate=%d, samplesize=%d, channels=%d\n",
696 rate, db->sample_size, db->num_channels);
697 pr_debug("prog_dmabuf: fragsize=%d, cnt_factor=%d, dma_fragsize=%d\n",
698 db->fragsize, db->cnt_factor, db->dma_fragsize);
699 pr_debug("prog_dmabuf: numfrag=%d, dmasize=%d\n", db->numfrag, db->dmasize);
706 prog_dmabuf_adc(struct au1550_state *s)
709 return prog_dmabuf(s, &s->dma_adc);
714 prog_dmabuf_dac(struct au1550_state *s)
717 return prog_dmabuf(s, &s->dma_dac);
721 static void dac_dma_interrupt(int irq, void *dev_id)
723 struct au1550_state *s = (struct au1550_state *) dev_id;
724 struct dmabuf *db = &s->dma_dac;
729 ac97c_stat = au_readl(PSC_AC97STAT);
730 if (ac97c_stat & (AC97C_XU | AC97C_XO | AC97C_TE))
731 pr_debug("AC97C status = 0x%08x\n", ac97c_stat);
734 if (db->count >= db->fragsize) {
735 if (au1xxx_dbdma_put_source(db->dmanr, db->nextOut,
736 db->fragsize) == 0) {
737 err("qcount < 2 and no ring room!");
739 db->nextOut += db->fragsize;
740 if (db->nextOut >= db->rawbuf + db->dmasize)
741 db->nextOut -= db->dmasize;
742 db->count -= db->fragsize;
743 db->total_bytes += db->dma_fragsize;
747 /* wake up anybody listening */
748 if (waitqueue_active(&db->wait))
751 spin_unlock(&s->lock);
755 static void adc_dma_interrupt(int irq, void *dev_id)
757 struct au1550_state *s = (struct au1550_state *)dev_id;
758 struct dmabuf *dp = &s->dma_adc;
764 /* Pull the buffer from the dma queue.
766 au1xxx_dbdma_get_dest(dp->dmanr, (void *)(&obuf), &obytes);
768 if ((dp->count + obytes) > dp->dmasize) {
769 /* Overrun. Stop ADC and log the error
771 spin_unlock(&s->lock);
778 /* Put a new empty buffer on the destination DMA.
780 au1xxx_dbdma_put_dest(dp->dmanr, dp->nextIn, dp->dma_fragsize);
782 dp->nextIn += dp->dma_fragsize;
783 if (dp->nextIn >= dp->rawbuf + dp->dmasize)
784 dp->nextIn -= dp->dmasize;
787 dp->total_bytes += obytes;
789 /* wake up anybody listening
791 if (waitqueue_active(&dp->wait))
794 spin_unlock(&s->lock);
798 au1550_llseek(struct file *file, loff_t offset, int origin)
805 au1550_open_mixdev(struct inode *inode, struct file *file)
807 file->private_data = &au1550_state;
812 au1550_release_mixdev(struct inode *inode, struct file *file)
818 mixdev_ioctl(struct ac97_codec *codec, unsigned int cmd,
821 return codec->mixer_ioctl(codec, cmd, arg);
825 au1550_ioctl_mixdev(struct inode *inode, struct file *file,
826 unsigned int cmd, unsigned long arg)
828 struct au1550_state *s = (struct au1550_state *)file->private_data;
829 struct ac97_codec *codec = s->codec;
831 return mixdev_ioctl(codec, cmd, arg);
834 static /*const */ struct file_operations au1550_mixer_fops = {
836 llseek:au1550_llseek,
837 ioctl:au1550_ioctl_mixdev,
838 open:au1550_open_mixdev,
839 release:au1550_release_mixdev,
843 drain_dac(struct au1550_state *s, int nonblock)
848 if (s->dma_dac.mapped || !s->dma_dac.ready || s->dma_dac.stopped)
852 spin_lock_irqsave(&s->lock, flags);
853 count = s->dma_dac.count;
854 spin_unlock_irqrestore(&s->lock, flags);
855 if (count <= s->dma_dac.fragsize)
857 if (signal_pending(current))
861 tmo = 1000 * count / (s->no_vra ?
862 48000 : s->dma_dac.sample_rate);
863 tmo /= s->dma_dac.dma_bytes_per_sample;
866 if (signal_pending(current))
871 static inline u8 S16_TO_U8(s16 ch)
873 return (u8) (ch >> 8) + 0x80;
875 static inline s16 U8_TO_S16(u8 ch)
877 return (s16) (ch - 0x80) << 8;
881 * Translates user samples to dma buffer suitable for AC'97 DAC data:
882 * If mono, copy left channel to right channel in dma buffer.
883 * If 8 bit samples, cvt to 16-bit before writing to dma buffer.
884 * If interpolating (no VRA), duplicate every audio frame src_factor times.
887 translate_from_user(struct dmabuf *db, char* dmabuf, char* userbuf,
891 int interp_bytes_per_sample;
893 int mono = (db->num_channels == 1);
895 s16 ch, dmasample[6];
897 if (db->sample_size == 16 && !mono && db->src_factor == 1) {
898 /* no translation necessary, just copy
900 if (copy_from_user(dmabuf, userbuf, dmacount))
905 interp_bytes_per_sample = db->dma_bytes_per_sample * db->src_factor;
906 num_samples = dmacount / interp_bytes_per_sample;
908 for (sample = 0; sample < num_samples; sample++) {
909 if (copy_from_user(usersample, userbuf,
910 db->user_bytes_per_sample)) {
914 for (i = 0; i < db->num_channels; i++) {
915 if (db->sample_size == 8)
916 ch = U8_TO_S16(usersample[i]);
918 ch = *((s16 *) (&usersample[i * 2]));
921 dmasample[i + 1] = ch; /* right channel */
924 /* duplicate every audio frame src_factor times
926 for (i = 0; i < db->src_factor; i++)
927 memcpy(dmabuf, dmasample, db->dma_bytes_per_sample);
929 userbuf += db->user_bytes_per_sample;
930 dmabuf += interp_bytes_per_sample;
933 return num_samples * interp_bytes_per_sample;
937 * Translates AC'97 ADC samples to user buffer:
938 * If mono, send only left channel to user buffer.
939 * If 8 bit samples, cvt from 16 to 8 bit before writing to user buffer.
940 * If decimating (no VRA), skip over src_factor audio frames.
943 translate_to_user(struct dmabuf *db, char* userbuf, char* dmabuf,
947 int interp_bytes_per_sample;
949 int mono = (db->num_channels == 1);
952 if (db->sample_size == 16 && !mono && db->src_factor == 1) {
953 /* no translation necessary, just copy
955 if (copy_to_user(userbuf, dmabuf, dmacount))
960 interp_bytes_per_sample = db->dma_bytes_per_sample * db->src_factor;
961 num_samples = dmacount / interp_bytes_per_sample;
963 for (sample = 0; sample < num_samples; sample++) {
964 for (i = 0; i < db->num_channels; i++) {
965 if (db->sample_size == 8)
967 S16_TO_U8(*((s16 *) (&dmabuf[i * 2])));
969 *((s16 *) (&usersample[i * 2])) =
970 *((s16 *) (&dmabuf[i * 2]));
973 if (copy_to_user(userbuf, usersample,
974 db->user_bytes_per_sample)) {
978 userbuf += db->user_bytes_per_sample;
979 dmabuf += interp_bytes_per_sample;
982 return num_samples * interp_bytes_per_sample;
986 * Copy audio data to/from user buffer from/to dma buffer, taking care
987 * that we wrap when reading/writing the dma buffer. Returns actual byte
988 * count written to or read from the dma buffer.
991 copy_dmabuf_user(struct dmabuf *db, char* userbuf, int count, int to_user)
993 char *bufptr = to_user ? db->nextOut : db->nextIn;
994 char *bufend = db->rawbuf + db->dmasize;
997 if (bufptr + count > bufend) {
998 int partial = (int) (bufend - bufptr);
1000 if ((cnt = translate_to_user(db, userbuf,
1001 bufptr, partial)) < 0)
1004 if ((cnt = translate_to_user(db, userbuf + partial,
1006 count - partial)) < 0)
1010 if ((cnt = translate_from_user(db, bufptr, userbuf,
1014 if ((cnt = translate_from_user(db, db->rawbuf,
1016 count - partial)) < 0)
1022 ret = translate_to_user(db, userbuf, bufptr, count);
1024 ret = translate_from_user(db, bufptr, userbuf, count);
1032 au1550_read(struct file *file, char *buffer, size_t count, loff_t *ppos)
1034 struct au1550_state *s = (struct au1550_state *)file->private_data;
1035 struct dmabuf *db = &s->dma_adc;
1036 DECLARE_WAITQUEUE(wait, current);
1038 unsigned long flags;
1039 int cnt, usercnt, avail;
1043 if (!access_ok(VERIFY_WRITE, buffer, count))
1047 count *= db->cnt_factor;
1049 mutex_lock(&s->sem);
1050 add_wait_queue(&db->wait, &wait);
1053 /* wait for samples in ADC dma buffer
1056 spin_lock_irqsave(&s->lock, flags);
1061 __set_current_state(TASK_INTERRUPTIBLE);
1062 spin_unlock_irqrestore(&s->lock, flags);
1064 if (file->f_flags & O_NONBLOCK) {
1069 mutex_unlock(&s->sem);
1071 if (signal_pending(current)) {
1076 mutex_lock(&s->sem);
1078 } while (avail <= 0);
1080 /* copy from nextOut to user
1082 if ((cnt = copy_dmabuf_user(db, buffer,
1084 avail : count, 1)) < 0) {
1090 spin_lock_irqsave(&s->lock, flags);
1093 if (db->nextOut >= db->rawbuf + db->dmasize)
1094 db->nextOut -= db->dmasize;
1095 spin_unlock_irqrestore(&s->lock, flags);
1098 usercnt = cnt / db->cnt_factor;
1101 } /* while (count > 0) */
1104 mutex_unlock(&s->sem);
1106 remove_wait_queue(&db->wait, &wait);
1107 set_current_state(TASK_RUNNING);
1112 au1550_write(struct file *file, const char *buffer, size_t count, loff_t * ppos)
1114 struct au1550_state *s = (struct au1550_state *)file->private_data;
1115 struct dmabuf *db = &s->dma_dac;
1116 DECLARE_WAITQUEUE(wait, current);
1118 unsigned long flags;
1119 int cnt, usercnt, avail;
1121 pr_debug("write: count=%d\n", count);
1125 if (!access_ok(VERIFY_READ, buffer, count))
1128 count *= db->cnt_factor;
1130 mutex_lock(&s->sem);
1131 add_wait_queue(&db->wait, &wait);
1134 /* wait for space in playback buffer
1137 spin_lock_irqsave(&s->lock, flags);
1138 avail = (int) db->dmasize - db->count;
1140 __set_current_state(TASK_INTERRUPTIBLE);
1141 spin_unlock_irqrestore(&s->lock, flags);
1143 if (file->f_flags & O_NONBLOCK) {
1148 mutex_unlock(&s->sem);
1150 if (signal_pending(current)) {
1155 mutex_lock(&s->sem);
1157 } while (avail <= 0);
1159 /* copy from user to nextIn
1161 if ((cnt = copy_dmabuf_user(db, (char *) buffer,
1163 avail : count, 0)) < 0) {
1169 spin_lock_irqsave(&s->lock, flags);
1172 if (db->nextIn >= db->rawbuf + db->dmasize)
1173 db->nextIn -= db->dmasize;
1175 /* If the data is available, we want to keep two buffers
1176 * on the dma queue. If the queue count reaches zero,
1177 * we know the dma has stopped.
1179 while ((db->dma_qcount < 2) && (db->count >= db->fragsize)) {
1180 if (au1xxx_dbdma_put_source(db->dmanr, db->nextOut,
1181 db->fragsize) == 0) {
1182 err("qcount < 2 and no ring room!");
1184 db->nextOut += db->fragsize;
1185 if (db->nextOut >= db->rawbuf + db->dmasize)
1186 db->nextOut -= db->dmasize;
1187 db->total_bytes += db->dma_fragsize;
1188 if (db->dma_qcount == 0)
1192 spin_unlock_irqrestore(&s->lock, flags);
1195 usercnt = cnt / db->cnt_factor;
1198 } /* while (count > 0) */
1201 mutex_unlock(&s->sem);
1203 remove_wait_queue(&db->wait, &wait);
1204 set_current_state(TASK_RUNNING);
1209 /* No kernel lock - we have our own spinlock */
1211 au1550_poll(struct file *file, struct poll_table_struct *wait)
1213 struct au1550_state *s = (struct au1550_state *)file->private_data;
1214 unsigned long flags;
1215 unsigned int mask = 0;
1217 if (file->f_mode & FMODE_WRITE) {
1218 if (!s->dma_dac.ready)
1220 poll_wait(file, &s->dma_dac.wait, wait);
1222 if (file->f_mode & FMODE_READ) {
1223 if (!s->dma_adc.ready)
1225 poll_wait(file, &s->dma_adc.wait, wait);
1228 spin_lock_irqsave(&s->lock, flags);
1230 if (file->f_mode & FMODE_READ) {
1231 if (s->dma_adc.count >= (signed)s->dma_adc.dma_fragsize)
1232 mask |= POLLIN | POLLRDNORM;
1234 if (file->f_mode & FMODE_WRITE) {
1235 if (s->dma_dac.mapped) {
1236 if (s->dma_dac.count >=
1237 (signed)s->dma_dac.dma_fragsize)
1238 mask |= POLLOUT | POLLWRNORM;
1240 if ((signed) s->dma_dac.dmasize >=
1241 s->dma_dac.count + (signed)s->dma_dac.dma_fragsize)
1242 mask |= POLLOUT | POLLWRNORM;
1245 spin_unlock_irqrestore(&s->lock, flags);
1250 au1550_mmap(struct file *file, struct vm_area_struct *vma)
1252 struct au1550_state *s = (struct au1550_state *)file->private_data;
1258 mutex_lock(&s->sem);
1259 if (vma->vm_flags & VM_WRITE)
1261 else if (vma->vm_flags & VM_READ)
1267 if (vma->vm_pgoff != 0) {
1271 size = vma->vm_end - vma->vm_start;
1272 if (size > (PAGE_SIZE << db->buforder)) {
1276 if (remap_pfn_range(vma, vma->vm_start, page_to_pfn(virt_to_page(db->rawbuf)),
1277 size, vma->vm_page_prot)) {
1281 vma->vm_flags &= ~VM_IO;
1284 mutex_unlock(&s->sem);
1290 static struct ioctl_str_t {
1294 {SNDCTL_DSP_RESET, "SNDCTL_DSP_RESET"},
1295 {SNDCTL_DSP_SYNC, "SNDCTL_DSP_SYNC"},
1296 {SNDCTL_DSP_SPEED, "SNDCTL_DSP_SPEED"},
1297 {SNDCTL_DSP_STEREO, "SNDCTL_DSP_STEREO"},
1298 {SNDCTL_DSP_GETBLKSIZE, "SNDCTL_DSP_GETBLKSIZE"},
1299 {SNDCTL_DSP_SAMPLESIZE, "SNDCTL_DSP_SAMPLESIZE"},
1300 {SNDCTL_DSP_CHANNELS, "SNDCTL_DSP_CHANNELS"},
1301 {SOUND_PCM_WRITE_CHANNELS, "SOUND_PCM_WRITE_CHANNELS"},
1302 {SOUND_PCM_WRITE_FILTER, "SOUND_PCM_WRITE_FILTER"},
1303 {SNDCTL_DSP_POST, "SNDCTL_DSP_POST"},
1304 {SNDCTL_DSP_SUBDIVIDE, "SNDCTL_DSP_SUBDIVIDE"},
1305 {SNDCTL_DSP_SETFRAGMENT, "SNDCTL_DSP_SETFRAGMENT"},
1306 {SNDCTL_DSP_GETFMTS, "SNDCTL_DSP_GETFMTS"},
1307 {SNDCTL_DSP_SETFMT, "SNDCTL_DSP_SETFMT"},
1308 {SNDCTL_DSP_GETOSPACE, "SNDCTL_DSP_GETOSPACE"},
1309 {SNDCTL_DSP_GETISPACE, "SNDCTL_DSP_GETISPACE"},
1310 {SNDCTL_DSP_NONBLOCK, "SNDCTL_DSP_NONBLOCK"},
1311 {SNDCTL_DSP_GETCAPS, "SNDCTL_DSP_GETCAPS"},
1312 {SNDCTL_DSP_GETTRIGGER, "SNDCTL_DSP_GETTRIGGER"},
1313 {SNDCTL_DSP_SETTRIGGER, "SNDCTL_DSP_SETTRIGGER"},
1314 {SNDCTL_DSP_GETIPTR, "SNDCTL_DSP_GETIPTR"},
1315 {SNDCTL_DSP_GETOPTR, "SNDCTL_DSP_GETOPTR"},
1316 {SNDCTL_DSP_MAPINBUF, "SNDCTL_DSP_MAPINBUF"},
1317 {SNDCTL_DSP_MAPOUTBUF, "SNDCTL_DSP_MAPOUTBUF"},
1318 {SNDCTL_DSP_SETSYNCRO, "SNDCTL_DSP_SETSYNCRO"},
1319 {SNDCTL_DSP_SETDUPLEX, "SNDCTL_DSP_SETDUPLEX"},
1320 {SNDCTL_DSP_GETODELAY, "SNDCTL_DSP_GETODELAY"},
1321 {SNDCTL_DSP_GETCHANNELMASK, "SNDCTL_DSP_GETCHANNELMASK"},
1322 {SNDCTL_DSP_BIND_CHANNEL, "SNDCTL_DSP_BIND_CHANNEL"},
1323 {OSS_GETVERSION, "OSS_GETVERSION"},
1324 {SOUND_PCM_READ_RATE, "SOUND_PCM_READ_RATE"},
1325 {SOUND_PCM_READ_CHANNELS, "SOUND_PCM_READ_CHANNELS"},
1326 {SOUND_PCM_READ_BITS, "SOUND_PCM_READ_BITS"},
1327 {SOUND_PCM_READ_FILTER, "SOUND_PCM_READ_FILTER"}
1332 dma_count_done(struct dmabuf *db)
1337 return db->dma_fragsize - au1xxx_get_dma_residue(db->dmanr);
1342 au1550_ioctl(struct inode *inode, struct file *file, unsigned int cmd,
1345 struct au1550_state *s = (struct au1550_state *)file->private_data;
1346 unsigned long flags;
1347 audio_buf_info abinfo;
1350 int val, mapped, ret, diff;
1352 mapped = ((file->f_mode & FMODE_WRITE) && s->dma_dac.mapped) ||
1353 ((file->f_mode & FMODE_READ) && s->dma_adc.mapped);
1356 for (count = 0; count < ARRAY_SIZE(ioctl_str); count++) {
1357 if (ioctl_str[count].cmd == cmd)
1360 if (count < ARRAY_SIZE(ioctl_str))
1361 pr_debug("ioctl %s, arg=0x%lxn", ioctl_str[count].str, arg);
1363 pr_debug("ioctl 0x%x unknown, arg=0x%lx\n", cmd, arg);
1367 case OSS_GETVERSION:
1368 return put_user(SOUND_VERSION, (int *) arg);
1370 case SNDCTL_DSP_SYNC:
1371 if (file->f_mode & FMODE_WRITE)
1372 return drain_dac(s, file->f_flags & O_NONBLOCK);
1375 case SNDCTL_DSP_SETDUPLEX:
1378 case SNDCTL_DSP_GETCAPS:
1379 return put_user(DSP_CAP_DUPLEX | DSP_CAP_REALTIME |
1380 DSP_CAP_TRIGGER | DSP_CAP_MMAP, (int *)arg);
1382 case SNDCTL_DSP_RESET:
1383 if (file->f_mode & FMODE_WRITE) {
1386 s->dma_dac.count = s->dma_dac.total_bytes = 0;
1387 s->dma_dac.nextIn = s->dma_dac.nextOut =
1390 if (file->f_mode & FMODE_READ) {
1393 s->dma_adc.count = s->dma_adc.total_bytes = 0;
1394 s->dma_adc.nextIn = s->dma_adc.nextOut =
1399 case SNDCTL_DSP_SPEED:
1400 if (get_user(val, (int *) arg))
1403 if (file->f_mode & FMODE_READ) {
1405 set_adc_rate(s, val);
1407 if (file->f_mode & FMODE_WRITE) {
1409 set_dac_rate(s, val);
1411 if (s->open_mode & FMODE_READ)
1412 if ((ret = prog_dmabuf_adc(s)))
1414 if (s->open_mode & FMODE_WRITE)
1415 if ((ret = prog_dmabuf_dac(s)))
1418 return put_user((file->f_mode & FMODE_READ) ?
1419 s->dma_adc.sample_rate :
1420 s->dma_dac.sample_rate,
1423 case SNDCTL_DSP_STEREO:
1424 if (get_user(val, (int *) arg))
1426 if (file->f_mode & FMODE_READ) {
1428 s->dma_adc.num_channels = val ? 2 : 1;
1429 if ((ret = prog_dmabuf_adc(s)))
1432 if (file->f_mode & FMODE_WRITE) {
1434 s->dma_dac.num_channels = val ? 2 : 1;
1435 if (s->codec_ext_caps & AC97_EXT_DACS) {
1436 /* disable surround and center/lfe in AC'97
1438 u16 ext_stat = rdcodec(s->codec,
1439 AC97_EXTENDED_STATUS);
1440 wrcodec(s->codec, AC97_EXTENDED_STATUS,
1441 ext_stat | (AC97_EXTSTAT_PRI |
1445 if ((ret = prog_dmabuf_dac(s)))
1450 case SNDCTL_DSP_CHANNELS:
1451 if (get_user(val, (int *) arg))
1454 if (file->f_mode & FMODE_READ) {
1455 if (val < 0 || val > 2)
1458 s->dma_adc.num_channels = val;
1459 if ((ret = prog_dmabuf_adc(s)))
1462 if (file->f_mode & FMODE_WRITE) {
1471 if (!(s->codec_ext_caps &
1476 if ((s->codec_ext_caps &
1477 AC97_EXT_DACS) != AC97_EXT_DACS)
1486 (s->codec_ext_caps & AC97_EXT_DACS)) {
1487 /* disable surround and center/lfe
1492 AC97_EXTENDED_STATUS);
1494 AC97_EXTENDED_STATUS,
1495 ext_stat | (AC97_EXTSTAT_PRI |
1498 } else if (val >= 4) {
1499 /* enable surround, center/lfe
1504 AC97_EXTENDED_STATUS);
1505 ext_stat &= ~AC97_EXTSTAT_PRJ;
1508 ~(AC97_EXTSTAT_PRI |
1511 AC97_EXTENDED_STATUS,
1515 s->dma_dac.num_channels = val;
1516 if ((ret = prog_dmabuf_dac(s)))
1520 return put_user(val, (int *) arg);
1522 case SNDCTL_DSP_GETFMTS: /* Returns a mask */
1523 return put_user(AFMT_S16_LE | AFMT_U8, (int *) arg);
1525 case SNDCTL_DSP_SETFMT: /* Selects ONE fmt */
1526 if (get_user(val, (int *) arg))
1528 if (val != AFMT_QUERY) {
1529 if (file->f_mode & FMODE_READ) {
1531 if (val == AFMT_S16_LE)
1532 s->dma_adc.sample_size = 16;
1535 s->dma_adc.sample_size = 8;
1537 if ((ret = prog_dmabuf_adc(s)))
1540 if (file->f_mode & FMODE_WRITE) {
1542 if (val == AFMT_S16_LE)
1543 s->dma_dac.sample_size = 16;
1546 s->dma_dac.sample_size = 8;
1548 if ((ret = prog_dmabuf_dac(s)))
1552 if (file->f_mode & FMODE_READ)
1553 val = (s->dma_adc.sample_size == 16) ?
1554 AFMT_S16_LE : AFMT_U8;
1556 val = (s->dma_dac.sample_size == 16) ?
1557 AFMT_S16_LE : AFMT_U8;
1559 return put_user(val, (int *) arg);
1561 case SNDCTL_DSP_POST:
1564 case SNDCTL_DSP_GETTRIGGER:
1566 spin_lock_irqsave(&s->lock, flags);
1567 if (file->f_mode & FMODE_READ && !s->dma_adc.stopped)
1568 val |= PCM_ENABLE_INPUT;
1569 if (file->f_mode & FMODE_WRITE && !s->dma_dac.stopped)
1570 val |= PCM_ENABLE_OUTPUT;
1571 spin_unlock_irqrestore(&s->lock, flags);
1572 return put_user(val, (int *) arg);
1574 case SNDCTL_DSP_SETTRIGGER:
1575 if (get_user(val, (int *) arg))
1577 if (file->f_mode & FMODE_READ) {
1578 if (val & PCM_ENABLE_INPUT) {
1579 spin_lock_irqsave(&s->lock, flags);
1581 spin_unlock_irqrestore(&s->lock, flags);
1585 if (file->f_mode & FMODE_WRITE) {
1586 if (val & PCM_ENABLE_OUTPUT) {
1587 spin_lock_irqsave(&s->lock, flags);
1589 spin_unlock_irqrestore(&s->lock, flags);
1595 case SNDCTL_DSP_GETOSPACE:
1596 if (!(file->f_mode & FMODE_WRITE))
1598 abinfo.fragsize = s->dma_dac.fragsize;
1599 spin_lock_irqsave(&s->lock, flags);
1600 count = s->dma_dac.count;
1601 count -= dma_count_done(&s->dma_dac);
1602 spin_unlock_irqrestore(&s->lock, flags);
1605 abinfo.bytes = (s->dma_dac.dmasize - count) /
1606 s->dma_dac.cnt_factor;
1607 abinfo.fragstotal = s->dma_dac.numfrag;
1608 abinfo.fragments = abinfo.bytes >> s->dma_dac.fragshift;
1609 pr_debug("ioctl SNDCTL_DSP_GETOSPACE: bytes=%d, fragments=%d\n", abinfo.bytes, abinfo.fragments);
1610 return copy_to_user((void *) arg, &abinfo,
1611 sizeof(abinfo)) ? -EFAULT : 0;
1613 case SNDCTL_DSP_GETISPACE:
1614 if (!(file->f_mode & FMODE_READ))
1616 abinfo.fragsize = s->dma_adc.fragsize;
1617 spin_lock_irqsave(&s->lock, flags);
1618 count = s->dma_adc.count;
1619 count += dma_count_done(&s->dma_adc);
1620 spin_unlock_irqrestore(&s->lock, flags);
1623 abinfo.bytes = count / s->dma_adc.cnt_factor;
1624 abinfo.fragstotal = s->dma_adc.numfrag;
1625 abinfo.fragments = abinfo.bytes >> s->dma_adc.fragshift;
1626 return copy_to_user((void *) arg, &abinfo,
1627 sizeof(abinfo)) ? -EFAULT : 0;
1629 case SNDCTL_DSP_NONBLOCK:
1630 file->f_flags |= O_NONBLOCK;
1633 case SNDCTL_DSP_GETODELAY:
1634 if (!(file->f_mode & FMODE_WRITE))
1636 spin_lock_irqsave(&s->lock, flags);
1637 count = s->dma_dac.count;
1638 count -= dma_count_done(&s->dma_dac);
1639 spin_unlock_irqrestore(&s->lock, flags);
1642 count /= s->dma_dac.cnt_factor;
1643 return put_user(count, (int *) arg);
1645 case SNDCTL_DSP_GETIPTR:
1646 if (!(file->f_mode & FMODE_READ))
1648 spin_lock_irqsave(&s->lock, flags);
1649 cinfo.bytes = s->dma_adc.total_bytes;
1650 count = s->dma_adc.count;
1651 if (!s->dma_adc.stopped) {
1652 diff = dma_count_done(&s->dma_adc);
1654 cinfo.bytes += diff;
1655 cinfo.ptr = virt_to_phys(s->dma_adc.nextIn) + diff -
1656 virt_to_phys(s->dma_adc.rawbuf);
1658 cinfo.ptr = virt_to_phys(s->dma_adc.nextIn) -
1659 virt_to_phys(s->dma_adc.rawbuf);
1660 if (s->dma_adc.mapped)
1661 s->dma_adc.count &= (s->dma_adc.dma_fragsize-1);
1662 spin_unlock_irqrestore(&s->lock, flags);
1665 cinfo.blocks = count >> s->dma_adc.fragshift;
1666 return copy_to_user((void *) arg, &cinfo, sizeof(cinfo));
1668 case SNDCTL_DSP_GETOPTR:
1669 if (!(file->f_mode & FMODE_READ))
1671 spin_lock_irqsave(&s->lock, flags);
1672 cinfo.bytes = s->dma_dac.total_bytes;
1673 count = s->dma_dac.count;
1674 if (!s->dma_dac.stopped) {
1675 diff = dma_count_done(&s->dma_dac);
1677 cinfo.bytes += diff;
1678 cinfo.ptr = virt_to_phys(s->dma_dac.nextOut) + diff -
1679 virt_to_phys(s->dma_dac.rawbuf);
1681 cinfo.ptr = virt_to_phys(s->dma_dac.nextOut) -
1682 virt_to_phys(s->dma_dac.rawbuf);
1683 if (s->dma_dac.mapped)
1684 s->dma_dac.count &= (s->dma_dac.dma_fragsize-1);
1685 spin_unlock_irqrestore(&s->lock, flags);
1688 cinfo.blocks = count >> s->dma_dac.fragshift;
1689 return copy_to_user((void *) arg, &cinfo, sizeof(cinfo));
1691 case SNDCTL_DSP_GETBLKSIZE:
1692 if (file->f_mode & FMODE_WRITE)
1693 return put_user(s->dma_dac.fragsize, (int *) arg);
1695 return put_user(s->dma_adc.fragsize, (int *) arg);
1697 case SNDCTL_DSP_SETFRAGMENT:
1698 if (get_user(val, (int *) arg))
1700 if (file->f_mode & FMODE_READ) {
1702 s->dma_adc.ossfragshift = val & 0xffff;
1703 s->dma_adc.ossmaxfrags = (val >> 16) & 0xffff;
1704 if (s->dma_adc.ossfragshift < 4)
1705 s->dma_adc.ossfragshift = 4;
1706 if (s->dma_adc.ossfragshift > 15)
1707 s->dma_adc.ossfragshift = 15;
1708 if (s->dma_adc.ossmaxfrags < 4)
1709 s->dma_adc.ossmaxfrags = 4;
1710 if ((ret = prog_dmabuf_adc(s)))
1713 if (file->f_mode & FMODE_WRITE) {
1715 s->dma_dac.ossfragshift = val & 0xffff;
1716 s->dma_dac.ossmaxfrags = (val >> 16) & 0xffff;
1717 if (s->dma_dac.ossfragshift < 4)
1718 s->dma_dac.ossfragshift = 4;
1719 if (s->dma_dac.ossfragshift > 15)
1720 s->dma_dac.ossfragshift = 15;
1721 if (s->dma_dac.ossmaxfrags < 4)
1722 s->dma_dac.ossmaxfrags = 4;
1723 if ((ret = prog_dmabuf_dac(s)))
1728 case SNDCTL_DSP_SUBDIVIDE:
1729 if ((file->f_mode & FMODE_READ && s->dma_adc.subdivision) ||
1730 (file->f_mode & FMODE_WRITE && s->dma_dac.subdivision))
1732 if (get_user(val, (int *) arg))
1734 if (val != 1 && val != 2 && val != 4)
1736 if (file->f_mode & FMODE_READ) {
1738 s->dma_adc.subdivision = val;
1739 if ((ret = prog_dmabuf_adc(s)))
1742 if (file->f_mode & FMODE_WRITE) {
1744 s->dma_dac.subdivision = val;
1745 if ((ret = prog_dmabuf_dac(s)))
1750 case SOUND_PCM_READ_RATE:
1751 return put_user((file->f_mode & FMODE_READ) ?
1752 s->dma_adc.sample_rate :
1753 s->dma_dac.sample_rate,
1756 case SOUND_PCM_READ_CHANNELS:
1757 if (file->f_mode & FMODE_READ)
1758 return put_user(s->dma_adc.num_channels, (int *)arg);
1760 return put_user(s->dma_dac.num_channels, (int *)arg);
1762 case SOUND_PCM_READ_BITS:
1763 if (file->f_mode & FMODE_READ)
1764 return put_user(s->dma_adc.sample_size, (int *)arg);
1766 return put_user(s->dma_dac.sample_size, (int *)arg);
1768 case SOUND_PCM_WRITE_FILTER:
1769 case SNDCTL_DSP_SETSYNCRO:
1770 case SOUND_PCM_READ_FILTER:
1774 return mixdev_ioctl(s->codec, cmd, arg);
1779 au1550_open(struct inode *inode, struct file *file)
1781 int minor = MINOR(inode->i_rdev);
1782 DECLARE_WAITQUEUE(wait, current);
1783 struct au1550_state *s = &au1550_state;
1787 if (file->f_flags & O_NONBLOCK)
1788 pr_debug("open: non-blocking\n");
1790 pr_debug("open: blocking\n");
1793 file->private_data = s;
1794 /* wait for device to become free */
1795 mutex_lock(&s->open_mutex);
1796 while (s->open_mode & file->f_mode) {
1797 if (file->f_flags & O_NONBLOCK) {
1798 mutex_unlock(&s->open_mutex);
1801 add_wait_queue(&s->open_wait, &wait);
1802 __set_current_state(TASK_INTERRUPTIBLE);
1803 mutex_unlock(&s->open_mutex);
1805 remove_wait_queue(&s->open_wait, &wait);
1806 set_current_state(TASK_RUNNING);
1807 if (signal_pending(current))
1808 return -ERESTARTSYS;
1809 mutex_lock(&s->open_mutex);
1815 if (file->f_mode & FMODE_READ) {
1816 s->dma_adc.ossfragshift = s->dma_adc.ossmaxfrags =
1817 s->dma_adc.subdivision = s->dma_adc.total_bytes = 0;
1818 s->dma_adc.num_channels = 1;
1819 s->dma_adc.sample_size = 8;
1820 set_adc_rate(s, 8000);
1821 if ((minor & 0xf) == SND_DEV_DSP16)
1822 s->dma_adc.sample_size = 16;
1825 if (file->f_mode & FMODE_WRITE) {
1826 s->dma_dac.ossfragshift = s->dma_dac.ossmaxfrags =
1827 s->dma_dac.subdivision = s->dma_dac.total_bytes = 0;
1828 s->dma_dac.num_channels = 1;
1829 s->dma_dac.sample_size = 8;
1830 set_dac_rate(s, 8000);
1831 if ((minor & 0xf) == SND_DEV_DSP16)
1832 s->dma_dac.sample_size = 16;
1835 if (file->f_mode & FMODE_READ) {
1836 if ((ret = prog_dmabuf_adc(s)))
1839 if (file->f_mode & FMODE_WRITE) {
1840 if ((ret = prog_dmabuf_dac(s)))
1844 s->open_mode |= file->f_mode & (FMODE_READ | FMODE_WRITE);
1845 mutex_unlock(&s->open_mutex);
1846 mutex_init(&s->sem);
1851 au1550_release(struct inode *inode, struct file *file)
1853 struct au1550_state *s = (struct au1550_state *)file->private_data;
1857 if (file->f_mode & FMODE_WRITE) {
1859 drain_dac(s, file->f_flags & O_NONBLOCK);
1863 mutex_lock(&s->open_mutex);
1864 if (file->f_mode & FMODE_WRITE) {
1866 kfree(s->dma_dac.rawbuf);
1867 s->dma_dac.rawbuf = NULL;
1869 if (file->f_mode & FMODE_READ) {
1871 kfree(s->dma_adc.rawbuf);
1872 s->dma_adc.rawbuf = NULL;
1874 s->open_mode &= ((~file->f_mode) & (FMODE_READ|FMODE_WRITE));
1875 mutex_unlock(&s->open_mutex);
1876 wake_up(&s->open_wait);
1881 static /*const */ struct file_operations au1550_audio_fops = {
1883 llseek: au1550_llseek,
1885 write: au1550_write,
1887 ioctl: au1550_ioctl,
1890 release: au1550_release,
1893 MODULE_AUTHOR("Advanced Micro Devices (AMD), dan@embeddededge.com");
1894 MODULE_DESCRIPTION("Au1550 AC97 Audio Driver");
1895 MODULE_LICENSE("GPL");
1898 static int __devinit
1901 struct au1550_state *s = &au1550_state;
1904 memset(s, 0, sizeof(struct au1550_state));
1906 init_waitqueue_head(&s->dma_adc.wait);
1907 init_waitqueue_head(&s->dma_dac.wait);
1908 init_waitqueue_head(&s->open_wait);
1909 mutex_init(&s->open_mutex);
1910 spin_lock_init(&s->lock);
1912 s->codec = ac97_alloc_codec();
1913 if(s->codec == NULL) {
1914 err("Out of memory");
1917 s->codec->private_data = s;
1919 s->codec->codec_read = rdcodec;
1920 s->codec->codec_write = wrcodec;
1921 s->codec->codec_wait = waitcodec;
1923 if (!request_mem_region(CPHYSADDR(AC97_PSC_SEL),
1924 0x30, "Au1550 AC97")) {
1925 err("AC'97 ports in use");
1928 /* Allocate the DMA Channels
1930 if ((s->dma_dac.dmanr = au1xxx_dbdma_chan_alloc(DBDMA_MEM_CHAN,
1931 DBDMA_AC97_TX_CHAN, dac_dma_interrupt, (void *)s)) == 0) {
1932 err("Can't get DAC DMA");
1935 au1xxx_dbdma_set_devwidth(s->dma_dac.dmanr, 16);
1936 if (au1xxx_dbdma_ring_alloc(s->dma_dac.dmanr,
1937 NUM_DBDMA_DESCRIPTORS) == 0) {
1938 err("Can't get DAC DMA descriptors");
1942 if ((s->dma_adc.dmanr = au1xxx_dbdma_chan_alloc(DBDMA_AC97_RX_CHAN,
1943 DBDMA_MEM_CHAN, adc_dma_interrupt, (void *)s)) == 0) {
1944 err("Can't get ADC DMA");
1947 au1xxx_dbdma_set_devwidth(s->dma_adc.dmanr, 16);
1948 if (au1xxx_dbdma_ring_alloc(s->dma_adc.dmanr,
1949 NUM_DBDMA_DESCRIPTORS) == 0) {
1950 err("Can't get ADC DMA descriptors");
1954 pr_info("DAC: DMA%d, ADC: DMA%d", DBDMA_AC97_TX_CHAN, DBDMA_AC97_RX_CHAN);
1956 /* register devices */
1958 if ((s->dev_audio = register_sound_dsp(&au1550_audio_fops, -1)) < 0)
1960 if ((s->codec->dev_mixer =
1961 register_sound_mixer(&au1550_mixer_fops, -1)) < 0)
1964 /* The GPIO for the appropriate PSC was configured by the
1965 * board specific start up.
1967 * configure PSC for AC'97
1969 au_writel(0, AC97_PSC_CTRL); /* Disable PSC */
1971 au_writel((PSC_SEL_CLK_SERCLK | PSC_SEL_PS_AC97MODE), AC97_PSC_SEL);
1974 /* cold reset the AC'97
1976 au_writel(PSC_AC97RST_RST, PSC_AC97RST);
1979 au_writel(0, PSC_AC97RST);
1982 /* need to delay around 500msec(bleech) to give
1983 some CODECs enough time to wakeup */
1986 /* warm reset the AC'97 to start the bitclk
1988 au_writel(PSC_AC97RST_SNC, PSC_AC97RST);
1991 au_writel(0, PSC_AC97RST);
1996 au_writel(PSC_CTRL_ENABLE, AC97_PSC_CTRL);
1999 /* Wait for PSC ready.
2002 val = au_readl(PSC_AC97STAT);
2004 } while ((val & PSC_AC97STAT_SR) == 0);
2006 /* Configure AC97 controller.
2007 * Deep FIFO, 16-bit sample, DMA, make sure DMA matches fifo size.
2009 val = PSC_AC97CFG_SET_LEN(16);
2010 val |= PSC_AC97CFG_RT_FIFO8 | PSC_AC97CFG_TT_FIFO8;
2012 /* Enable device so we can at least
2013 * talk over the AC-link.
2015 au_writel(val, PSC_AC97CFG);
2016 au_writel(PSC_AC97MSK_ALLMASK, PSC_AC97MSK);
2018 val |= PSC_AC97CFG_DE_ENABLE;
2019 au_writel(val, PSC_AC97CFG);
2022 /* Wait for Device ready.
2025 val = au_readl(PSC_AC97STAT);
2027 } while ((val & PSC_AC97STAT_DR) == 0);
2030 if (!ac97_probe_codec(s->codec))
2033 s->codec_base_caps = rdcodec(s->codec, AC97_RESET);
2034 s->codec_ext_caps = rdcodec(s->codec, AC97_EXTENDED_ID);
2035 pr_info("AC'97 Base/Extended ID = %04x/%04x",
2036 s->codec_base_caps, s->codec_ext_caps);
2038 if (!(s->codec_ext_caps & AC97_EXTID_VRA)) {
2039 /* codec does not support VRA
2043 /* Boot option says disable VRA
2045 u16 ac97_extstat = rdcodec(s->codec, AC97_EXTENDED_STATUS);
2046 wrcodec(s->codec, AC97_EXTENDED_STATUS,
2047 ac97_extstat & ~AC97_EXTSTAT_VRA);
2051 pr_info("no VRA, interpolating and decimating");
2053 /* set mic to be the recording source */
2054 val = SOUND_MASK_MIC;
2055 mixdev_ioctl(s->codec, SOUND_MIXER_WRITE_RECSRC,
2056 (unsigned long) &val);
2061 unregister_sound_mixer(s->codec->dev_mixer);
2063 unregister_sound_dsp(s->dev_audio);
2065 au1xxx_dbdma_chan_free(s->dma_adc.dmanr);
2067 au1xxx_dbdma_chan_free(s->dma_dac.dmanr);
2069 release_mem_region(CPHYSADDR(AC97_PSC_SEL), 0x30);
2071 ac97_release_codec(s->codec);
2075 static void __devinit
2078 struct au1550_state *s = &au1550_state;
2083 au1xxx_dbdma_chan_free(s->dma_adc.dmanr);
2084 au1xxx_dbdma_chan_free(s->dma_dac.dmanr);
2085 release_mem_region(CPHYSADDR(AC97_PSC_SEL), 0x30);
2086 unregister_sound_dsp(s->dev_audio);
2087 unregister_sound_mixer(s->codec->dev_mixer);
2088 ac97_release_codec(s->codec);
2094 return au1550_probe();
2098 cleanup_au1550(void)
2103 module_init(init_au1550);
2104 module_exit(cleanup_au1550);
2109 au1550_setup(char *options)
2113 if (!options || !*options)
2116 while ((this_opt = strsep(&options, ","))) {
2119 if (!strncmp(this_opt, "vra", 3)) {
2127 __setup("au1550_audio=", au1550_setup);