git.oblomov.eu Git - linux-2.6/blob - arch/arm/plat-omap/dma.c

   1 /*
   2  * linux/arch/arm/plat-omap/dma.c
   3  *
   4  * Copyright (C) 2003 Nokia Corporation
   5  * Author: Juha Yrjölä <juha.yrjola@nokia.com>
   6  * DMA channel linking for 1610 by Samuel Ortiz <samuel.ortiz@nokia.com>
   7  * Graphics DMA and LCD DMA graphics tranformations
   8  * by Imre Deak <imre.deak@nokia.com>
   9  * OMAP2 support Copyright (C) 2004-2005 Texas Instruments, Inc.
  10  * Merged to support both OMAP1 and OMAP2 by Tony Lindgren <tony@atomide.com>
  11  * Some functions based on earlier dma-omap.c Copyright (C) 2001 RidgeRun, Inc.
  12  *
  13  * Support functions for the OMAP internal DMA channels.
  14  *
  15  * This program is free software; you can redistribute it and/or modify
  16  * it under the terms of the GNU General Public License version 2 as
  17  * published by the Free Software Foundation.
  18  *
  19  */
  20
  21 #include <linux/module.h>
  22 #include <linux/init.h>
  23 #include <linux/sched.h>
  24 #include <linux/spinlock.h>
  25 #include <linux/errno.h>
  26 #include <linux/interrupt.h>
  27 #include <linux/irq.h>
  28
  29 #include <asm/system.h>
  30 #include <asm/hardware.h>
  31 #include <asm/dma.h>
  32 #include <asm/io.h>
  33
  34 #include <asm/arch/tc.h>
  35
  36 #define DEBUG_PRINTS
  37 #undef DEBUG_PRINTS
  38 #ifdef DEBUG_PRINTS
  39 #define debug_printk(x) printk x
  40 #else
  41 #define debug_printk(x)
  42 #endif
  43
  44 #define OMAP_DMA_ACTIVE         0x01
  45 #define OMAP_DMA_CCR_EN         (1 << 7)
  46 #define OMAP2_DMA_CSR_CLEAR_MASK        0xffe
  47
  48 #define OMAP_FUNC_MUX_ARM_BASE  (0xfffe1000 + 0xec)
  49
  50 static int enable_1510_mode = 0;
  51
  52 struct omap_dma_lch {
  53         int next_lch;
  54         int dev_id;
  55         u16 saved_csr;
  56         u16 enabled_irqs;
  57         const char *dev_name;
  58         void (* callback)(int lch, u16 ch_status, void *data);
  59         void *data;
  60         long flags;
  61 };
  62
  63 static int dma_chan_count;
  64
  65 static spinlock_t dma_chan_lock;
  66 static struct omap_dma_lch dma_chan[OMAP_LOGICAL_DMA_CH_COUNT];
  67
  68 static const u8 omap1_dma_irq[OMAP_LOGICAL_DMA_CH_COUNT] = {
  69         INT_DMA_CH0_6, INT_DMA_CH1_7, INT_DMA_CH2_8, INT_DMA_CH3,
  70         INT_DMA_CH4, INT_DMA_CH5, INT_1610_DMA_CH6, INT_1610_DMA_CH7,
  71         INT_1610_DMA_CH8, INT_1610_DMA_CH9, INT_1610_DMA_CH10,
  72         INT_1610_DMA_CH11, INT_1610_DMA_CH12, INT_1610_DMA_CH13,
  73         INT_1610_DMA_CH14, INT_1610_DMA_CH15, INT_DMA_LCD
  74 };
  75
  76 #define REVISIT_24XX()          printk(KERN_ERR "FIXME: no %s on 24xx\n", \
  77                                                 __FUNCTION__);
  78
  79 #ifdef CONFIG_ARCH_OMAP15XX
  80 /* Returns 1 if the DMA module is in OMAP1510-compatible mode, 0 otherwise */
  81 int omap_dma_in_1510_mode(void)
  82 {
  83         return enable_1510_mode;
  84 }
  85 #else
  86 #define omap_dma_in_1510_mode()         0
  87 #endif
  88
  89 #ifdef CONFIG_ARCH_OMAP1
  90 static inline int get_gdma_dev(int req)
  91 {
  92         u32 reg = OMAP_FUNC_MUX_ARM_BASE + ((req - 1) / 5) * 4;
  93         int shift = ((req - 1) % 5) * 6;
  94
  95         return ((omap_readl(reg) >> shift) & 0x3f) + 1;
  96 }
  97
  98 static inline void set_gdma_dev(int req, int dev)
  99 {
 100         u32 reg = OMAP_FUNC_MUX_ARM_BASE + ((req - 1) / 5) * 4;
 101         int shift = ((req - 1) % 5) * 6;
 102         u32 l;
 103
 104         l = omap_readl(reg);
 105         l &= ~(0x3f << shift);
 106         l |= (dev - 1) << shift;
 107         omap_writel(l, reg);
 108 }
 109 #else
 110 #define set_gdma_dev(req, dev)  do {} while (0)
 111 #endif
 112
 113 static void clear_lch_regs(int lch)
 114 {
 115         int i;
 116         u32 lch_base = OMAP_DMA_BASE + lch * 0x40;
 117
 118         for (i = 0; i < 0x2c; i += 2)
 119                 omap_writew(0, lch_base + i);
 120 }
 121
 122 void omap_set_dma_priority(int lch, int dst_port, int priority)
 123 {
 124         unsigned long reg;
 125         u32 l;
 126
 127         if (cpu_class_is_omap1()) {
 128                 switch (dst_port) {
 129                 case OMAP_DMA_PORT_OCP_T1:      /* FFFECC00 */
 130                         reg = OMAP_TC_OCPT1_PRIOR;
 131                         break;
 132                 case OMAP_DMA_PORT_OCP_T2:      /* FFFECCD0 */
 133                         reg = OMAP_TC_OCPT2_PRIOR;
 134                         break;
 135                 case OMAP_DMA_PORT_EMIFF:       /* FFFECC08 */
 136                         reg = OMAP_TC_EMIFF_PRIOR;
 137                         break;
 138                 case OMAP_DMA_PORT_EMIFS:       /* FFFECC04 */
 139                         reg = OMAP_TC_EMIFS_PRIOR;
 140                         break;
 141                 default:
 142                         BUG();
 143                         return;
 144                 }
 145                 l = omap_readl(reg);
 146                 l &= ~(0xf << 8);
 147                 l |= (priority & 0xf) << 8;
 148                 omap_writel(l, reg);
 149         }
 150
 151         if (cpu_is_omap24xx()) {
 152                 if (priority)
 153                         OMAP_DMA_CCR_REG(lch) |= (1 << 6);
 154                 else
 155                         OMAP_DMA_CCR_REG(lch) &= ~(1 << 6);
 156         }
 157 }
 158
 159 void omap_set_dma_transfer_params(int lch, int data_type, int elem_count,
 160                                   int frame_count, int sync_mode,
 161                                   int dma_trigger, int src_or_dst_synch)
 162 {
 163         OMAP_DMA_CSDP_REG(lch) &= ~0x03;
 164         OMAP_DMA_CSDP_REG(lch) |= data_type;
 165
 166         if (cpu_class_is_omap1()) {
 167                 OMAP_DMA_CCR_REG(lch) &= ~(1 << 5);
 168                 if (sync_mode == OMAP_DMA_SYNC_FRAME)
 169                         OMAP_DMA_CCR_REG(lch) |= 1 << 5;
 170
 171                 OMAP1_DMA_CCR2_REG(lch) &= ~(1 << 2);
 172                 if (sync_mode == OMAP_DMA_SYNC_BLOCK)
 173                         OMAP1_DMA_CCR2_REG(lch) |= 1 << 2;
 174         }
 175
 176         if (cpu_is_omap24xx() && dma_trigger) {
 177                 u32 val = OMAP_DMA_CCR_REG(lch);
 178
 179                 val &= ~(3 << 19);
 180                 if (dma_trigger > 63)
 181                         val |= 1 << 20;
 182                 if (dma_trigger > 31)
 183                         val |= 1 << 19;
 184
 185                 val &= ~(0x1f);
 186                 val |= (dma_trigger & 0x1f);
 187
 188                 if (sync_mode & OMAP_DMA_SYNC_FRAME)
 189                         val |= 1 << 5;
 190                 else
 191                         val &= ~(1 << 5);
 192
 193                 if (sync_mode & OMAP_DMA_SYNC_BLOCK)
 194                         val |= 1 << 18;
 195                 else
 196                         val &= ~(1 << 18);
 197
 198                 if (src_or_dst_synch)
 199                         val |= 1 << 24;         /* source synch */
 200                 else
 201                         val &= ~(1 << 24);      /* dest synch */
 202
 203                 OMAP_DMA_CCR_REG(lch) = val;
 204         }
 205
 206         OMAP_DMA_CEN_REG(lch) = elem_count;
 207         OMAP_DMA_CFN_REG(lch) = frame_count;
 208 }
 209
 210 void omap_set_dma_color_mode(int lch, enum omap_dma_color_mode mode, u32 color)
 211 {
 212         u16 w;
 213
 214         BUG_ON(omap_dma_in_1510_mode());
 215
 216         if (cpu_is_omap24xx()) {
 217                 REVISIT_24XX();
 218                 return;
 219         }
 220
 221         w = OMAP1_DMA_CCR2_REG(lch) & ~0x03;
 222         switch (mode) {
 223         case OMAP_DMA_CONSTANT_FILL:
 224                 w |= 0x01;
 225                 break;
 226         case OMAP_DMA_TRANSPARENT_COPY:
 227                 w |= 0x02;
 228                 break;
 229         case OMAP_DMA_COLOR_DIS:
 230                 break;
 231         default:
 232                 BUG();
 233         }
 234         OMAP1_DMA_CCR2_REG(lch) = w;
 235
 236         w = OMAP1_DMA_LCH_CTRL_REG(lch) & ~0x0f;
 237         /* Default is channel type 2D */
 238         if (mode) {
 239                 OMAP1_DMA_COLOR_L_REG(lch) = (u16)color;
 240                 OMAP1_DMA_COLOR_U_REG(lch) = (u16)(color >> 16);
 241                 w |= 1;         /* Channel type G */
 242         }
 243         OMAP1_DMA_LCH_CTRL_REG(lch) = w;
 244 }
 245
 246 void omap_set_dma_write_mode(int lch, enum omap_dma_write_mode mode)
 247 {
 248         if (cpu_is_omap24xx()) {
 249                 OMAP_DMA_CSDP_REG(lch) &= ~(0x3 << 16);
 250                 OMAP_DMA_CSDP_REG(lch) |= (mode << 16);
 251         }
 252 }
 253
 254 /* Note that src_port is only for omap1 */
 255 void omap_set_dma_src_params(int lch, int src_port, int src_amode,
 256                              unsigned long src_start,
 257                              int src_ei, int src_fi)
 258 {
 259         if (cpu_class_is_omap1()) {
 260                 OMAP_DMA_CSDP_REG(lch) &= ~(0x1f << 2);
 261                 OMAP_DMA_CSDP_REG(lch) |= src_port << 2;
 262         }
 263
 264         OMAP_DMA_CCR_REG(lch) &= ~(0x03 << 12);
 265         OMAP_DMA_CCR_REG(lch) |= src_amode << 12;
 266
 267         if (cpu_class_is_omap1()) {
 268                 OMAP1_DMA_CSSA_U_REG(lch) = src_start >> 16;
 269                 OMAP1_DMA_CSSA_L_REG(lch) = src_start;
 270         }
 271
 272         if (cpu_is_omap24xx())
 273                 OMAP2_DMA_CSSA_REG(lch) = src_start;
 274
 275         OMAP_DMA_CSEI_REG(lch) = src_ei;
 276         OMAP_DMA_CSFI_REG(lch) = src_fi;
 277 }
 278
 279 void omap_set_dma_params(int lch, struct omap_dma_channel_params * params)
 280 {
 281         omap_set_dma_transfer_params(lch, params->data_type,
 282                                      params->elem_count, params->frame_count,
 283                                      params->sync_mode, params->trigger,
 284                                      params->src_or_dst_synch);
 285         omap_set_dma_src_params(lch, params->src_port,
 286                                 params->src_amode, params->src_start,
 287                                 params->src_ei, params->src_fi);
 288
 289         omap_set_dma_dest_params(lch, params->dst_port,
 290                                  params->dst_amode, params->dst_start,
 291                                  params->dst_ei, params->dst_fi);
 292 }
 293
 294 void omap_set_dma_src_index(int lch, int eidx, int fidx)
 295 {
 296         if (cpu_is_omap24xx()) {
 297                 REVISIT_24XX();
 298                 return;
 299         }
 300         OMAP_DMA_CSEI_REG(lch) = eidx;
 301         OMAP_DMA_CSFI_REG(lch) = fidx;
 302 }
 303
 304 void omap_set_dma_src_data_pack(int lch, int enable)
 305 {
 306         OMAP_DMA_CSDP_REG(lch) &= ~(1 << 6);
 307         if (enable)
 308                 OMAP_DMA_CSDP_REG(lch) |= (1 << 6);
 309 }
 310
 311 void omap_set_dma_src_burst_mode(int lch, enum omap_dma_burst_mode burst_mode)
 312 {
 313         unsigned int burst = 0;
 314         OMAP_DMA_CSDP_REG(lch) &= ~(0x03 << 7);
 315
 316         switch (burst_mode) {
 317         case OMAP_DMA_DATA_BURST_DIS:
 318                 break;
 319         case OMAP_DMA_DATA_BURST_4:
 320                 if (cpu_is_omap24xx())
 321                         burst = 0x1;
 322                 else
 323                         burst = 0x2;
 324                 break;
 325         case OMAP_DMA_DATA_BURST_8:
 326                 if (cpu_is_omap24xx()) {
 327                         burst = 0x2;
 328                         break;
 329                 }
 330                 /* not supported by current hardware on OMAP1
 331                  * w |= (0x03 << 7);
 332                  * fall through
 333                  */
 334         case OMAP_DMA_DATA_BURST_16:
 335                 if (cpu_is_omap24xx()) {
 336                         burst = 0x3;
 337                         break;
 338                 }
 339                 /* OMAP1 don't support burst 16
 340                  * fall through
 341                  */
 342         default:
 343                 BUG();
 344         }
 345         OMAP_DMA_CSDP_REG(lch) |= (burst << 7);
 346 }
 347
 348 /* Note that dest_port is only for OMAP1 */
 349 void omap_set_dma_dest_params(int lch, int dest_port, int dest_amode,
 350                               unsigned long dest_start,
 351                               int dst_ei, int dst_fi)
 352 {
 353         if (cpu_class_is_omap1()) {
 354                 OMAP_DMA_CSDP_REG(lch) &= ~(0x1f << 9);
 355                 OMAP_DMA_CSDP_REG(lch) |= dest_port << 9;
 356         }
 357
 358         OMAP_DMA_CCR_REG(lch) &= ~(0x03 << 14);
 359         OMAP_DMA_CCR_REG(lch) |= dest_amode << 14;
 360
 361         if (cpu_class_is_omap1()) {
 362                 OMAP1_DMA_CDSA_U_REG(lch) = dest_start >> 16;
 363                 OMAP1_DMA_CDSA_L_REG(lch) = dest_start;
 364         }
 365
 366         if (cpu_is_omap24xx())
 367                 OMAP2_DMA_CDSA_REG(lch) = dest_start;
 368
 369         OMAP_DMA_CDEI_REG(lch) = dst_ei;
 370         OMAP_DMA_CDFI_REG(lch) = dst_fi;
 371 }
 372
 373 void omap_set_dma_dest_index(int lch, int eidx, int fidx)
 374 {
 375         if (cpu_is_omap24xx()) {
 376                 REVISIT_24XX();
 377                 return;
 378         }
 379         OMAP_DMA_CDEI_REG(lch) = eidx;
 380         OMAP_DMA_CDFI_REG(lch) = fidx;
 381 }
 382
 383 void omap_set_dma_dest_data_pack(int lch, int enable)
 384 {
 385         OMAP_DMA_CSDP_REG(lch) &= ~(1 << 13);
 386         if (enable)
 387                 OMAP_DMA_CSDP_REG(lch) |= 1 << 13;
 388 }
 389
 390 void omap_set_dma_dest_burst_mode(int lch, enum omap_dma_burst_mode burst_mode)
 391 {
 392         unsigned int burst = 0;
 393         OMAP_DMA_CSDP_REG(lch) &= ~(0x03 << 14);
 394
 395         switch (burst_mode) {
 396         case OMAP_DMA_DATA_BURST_DIS:
 397                 break;
 398         case OMAP_DMA_DATA_BURST_4:
 399                 if (cpu_is_omap24xx())
 400                         burst = 0x1;
 401                 else
 402                         burst = 0x2;
 403                 break;
 404         case OMAP_DMA_DATA_BURST_8:
 405                 if (cpu_is_omap24xx())
 406                         burst = 0x2;
 407                 else
 408                         burst = 0x3;
 409                 break;
 410         case OMAP_DMA_DATA_BURST_16:
 411                 if (cpu_is_omap24xx()) {
 412                         burst = 0x3;
 413                         break;
 414                 }
 415                 /* OMAP1 don't support burst 16
 416                  * fall through
 417                  */
 418         default:
 419                 printk(KERN_ERR "Invalid DMA burst mode\n");
 420                 BUG();
 421                 return;
 422         }
 423         OMAP_DMA_CSDP_REG(lch) |= (burst << 14);
 424 }
 425
 426 static inline void omap_enable_channel_irq(int lch)
 427 {
 428         u32 status;
 429
 430         /* Clear CSR */
 431         if (cpu_class_is_omap1())
 432                 status = OMAP_DMA_CSR_REG(lch);
 433         else if (cpu_is_omap24xx())
 434                 OMAP_DMA_CSR_REG(lch) = OMAP2_DMA_CSR_CLEAR_MASK;
 435
 436         /* Enable some nice interrupts. */
 437         OMAP_DMA_CICR_REG(lch) = dma_chan[lch].enabled_irqs;
 438
 439         dma_chan[lch].flags |= OMAP_DMA_ACTIVE;
 440 }
 441
 442 static void omap_disable_channel_irq(int lch)
 443 {
 444         if (cpu_is_omap24xx())
 445                 OMAP_DMA_CICR_REG(lch) = 0;
 446 }
 447
 448 void omap_enable_dma_irq(int lch, u16 bits)
 449 {
 450         dma_chan[lch].enabled_irqs |= bits;
 451 }
 452
 453 void omap_disable_dma_irq(int lch, u16 bits)
 454 {
 455         dma_chan[lch].enabled_irqs &= ~bits;
 456 }
 457
 458 static inline void enable_lnk(int lch)
 459 {
 460         if (cpu_class_is_omap1())
 461                 OMAP_DMA_CLNK_CTRL_REG(lch) &= ~(1 << 14);
 462
 463         /* Set the ENABLE_LNK bits */
 464         if (dma_chan[lch].next_lch != -1)
 465                 OMAP_DMA_CLNK_CTRL_REG(lch) =
 466                         dma_chan[lch].next_lch | (1 << 15);
 467 }
 468
 469 static inline void disable_lnk(int lch)
 470 {
 471         /* Disable interrupts */
 472         if (cpu_class_is_omap1()) {
 473                 OMAP_DMA_CICR_REG(lch) = 0;
 474                 /* Set the STOP_LNK bit */
 475                 OMAP_DMA_CLNK_CTRL_REG(lch) |= 1 << 14;
 476         }
 477
 478         if (cpu_is_omap24xx()) {
 479                 omap_disable_channel_irq(lch);
 480                 /* Clear the ENABLE_LNK bit */
 481                 OMAP_DMA_CLNK_CTRL_REG(lch) &= ~(1 << 15);
 482         }
 483
 484         dma_chan[lch].flags &= ~OMAP_DMA_ACTIVE;
 485 }
 486
 487 static inline void omap2_enable_irq_lch(int lch)
 488 {
 489         u32 val;
 490
 491         if (!cpu_is_omap24xx())
 492                 return;
 493
 494         val = omap_readl(OMAP_DMA4_IRQENABLE_L0);
 495         val |= 1 << lch;
 496         omap_writel(val, OMAP_DMA4_IRQENABLE_L0);
 497 }
 498
 499 int omap_request_dma(int dev_id, const char *dev_name,
 500                      void (* callback)(int lch, u16 ch_status, void *data),
 501                      void *data, int *dma_ch_out)
 502 {
 503         int ch, free_ch = -1;
 504         unsigned long flags;
 505         struct omap_dma_lch *chan;
 506
 507         spin_lock_irqsave(&dma_chan_lock, flags);
 508         for (ch = 0; ch < dma_chan_count; ch++) {
 509                 if (free_ch == -1 && dma_chan[ch].dev_id == -1) {
 510                         free_ch = ch;
 511                         if (dev_id == 0)
 512                                 break;
 513                 }
 514         }
 515         if (free_ch == -1) {
 516                 spin_unlock_irqrestore(&dma_chan_lock, flags);
 517                 return -EBUSY;
 518         }
 519         chan = dma_chan + free_ch;
 520         chan->dev_id = dev_id;
 521
 522         if (cpu_class_is_omap1())
 523                 clear_lch_regs(free_ch);
 524
 525         if (cpu_is_omap24xx())
 526                 omap_clear_dma(free_ch);
 527
 528         spin_unlock_irqrestore(&dma_chan_lock, flags);
 529
 530         chan->dev_name = dev_name;
 531         chan->callback = callback;
 532         chan->data = data;
 533         chan->enabled_irqs = OMAP_DMA_DROP_IRQ | OMAP_DMA_BLOCK_IRQ;
 534
 535         if (cpu_class_is_omap1())
 536                 chan->enabled_irqs |= OMAP1_DMA_TOUT_IRQ;
 537         else if (cpu_is_omap24xx())
 538                 chan->enabled_irqs |= OMAP2_DMA_MISALIGNED_ERR_IRQ |
 539                         OMAP2_DMA_TRANS_ERR_IRQ;
 540
 541         if (cpu_is_omap16xx()) {
 542                 /* If the sync device is set, configure it dynamically. */
 543                 if (dev_id != 0) {
 544                         set_gdma_dev(free_ch + 1, dev_id);
 545                         dev_id = free_ch + 1;
 546                 }
 547                 /* Disable the 1510 compatibility mode and set the sync device
 548                  * id. */
 549                 OMAP_DMA_CCR_REG(free_ch) = dev_id | (1 << 10);
 550         } else if (cpu_is_omap730() || cpu_is_omap15xx()) {
 551                 OMAP_DMA_CCR_REG(free_ch) = dev_id;
 552         }
 553
 554         if (cpu_is_omap24xx()) {
 555                 omap2_enable_irq_lch(free_ch);
 556
 557                 omap_enable_channel_irq(free_ch);
 558                 /* Clear the CSR register and IRQ status register */
 559                 OMAP_DMA_CSR_REG(free_ch) = OMAP2_DMA_CSR_CLEAR_MASK;
 560                 omap_writel(1 << free_ch, OMAP_DMA4_IRQSTATUS_L0);
 561         }
 562
 563         *dma_ch_out = free_ch;
 564
 565         return 0;
 566 }
 567
 568 void omap_free_dma(int lch)
 569 {
 570         unsigned long flags;
 571
 572         spin_lock_irqsave(&dma_chan_lock, flags);
 573         if (dma_chan[lch].dev_id == -1) {
 574                 printk("omap_dma: trying to free nonallocated DMA channel %d\n",
 575                        lch);
 576                 spin_unlock_irqrestore(&dma_chan_lock, flags);
 577                 return;
 578         }
 579         dma_chan[lch].dev_id = -1;
 580         dma_chan[lch].next_lch = -1;
 581         dma_chan[lch].callback = NULL;
 582         spin_unlock_irqrestore(&dma_chan_lock, flags);
 583
 584         if (cpu_class_is_omap1()) {
 585                 /* Disable all DMA interrupts for the channel. */
 586                 OMAP_DMA_CICR_REG(lch) = 0;
 587                 /* Make sure the DMA transfer is stopped. */
 588                 OMAP_DMA_CCR_REG(lch) = 0;
 589         }
 590
 591         if (cpu_is_omap24xx()) {
 592                 u32 val;
 593                 /* Disable interrupts */
 594                 val = omap_readl(OMAP_DMA4_IRQENABLE_L0);
 595                 val &= ~(1 << lch);
 596                 omap_writel(val, OMAP_DMA4_IRQENABLE_L0);
 597
 598                 /* Clear the CSR register and IRQ status register */
 599                 OMAP_DMA_CSR_REG(lch) = OMAP2_DMA_CSR_CLEAR_MASK;
 600                 omap_writel(1 << lch, OMAP_DMA4_IRQSTATUS_L0);
 601
 602                 /* Disable all DMA interrupts for the channel. */
 603                 OMAP_DMA_CICR_REG(lch) = 0;
 604
 605                 /* Make sure the DMA transfer is stopped. */
 606                 OMAP_DMA_CCR_REG(lch) = 0;
 607                 omap_clear_dma(lch);
 608         }
 609 }
 610
 611 /*
 612  * Clears any DMA state so the DMA engine is ready to restart with new buffers
 613  * through omap_start_dma(). Any buffers in flight are discarded.
 614  */
 615 void omap_clear_dma(int lch)
 616 {
 617         unsigned long flags;
 618
 619         local_irq_save(flags);
 620
 621         if (cpu_class_is_omap1()) {
 622                 int status;
 623                 OMAP_DMA_CCR_REG(lch) &= ~OMAP_DMA_CCR_EN;
 624
 625                 /* Clear pending interrupts */
 626                 status = OMAP_DMA_CSR_REG(lch);
 627         }
 628
 629         if (cpu_is_omap24xx()) {
 630                 int i;
 631                 u32 lch_base = OMAP24XX_DMA_BASE + lch * 0x60 + 0x80;
 632                 for (i = 0; i < 0x44; i += 4)
 633                         omap_writel(0, lch_base + i);
 634         }
 635
 636         local_irq_restore(flags);
 637 }
 638
 639 void omap_start_dma(int lch)
 640 {
 641         if (!omap_dma_in_1510_mode() && dma_chan[lch].next_lch != -1) {
 642                 int next_lch, cur_lch;
 643                 char dma_chan_link_map[OMAP_LOGICAL_DMA_CH_COUNT];
 644
 645                 dma_chan_link_map[lch] = 1;
 646                 /* Set the link register of the first channel */
 647                 enable_lnk(lch);
 648
 649                 memset(dma_chan_link_map, 0, sizeof(dma_chan_link_map));
 650                 cur_lch = dma_chan[lch].next_lch;
 651                 do {
 652                         next_lch = dma_chan[cur_lch].next_lch;
 653
 654                         /* The loop case: we've been here already */
 655                         if (dma_chan_link_map[cur_lch])
 656                                 break;
 657                         /* Mark the current channel */
 658                         dma_chan_link_map[cur_lch] = 1;
 659
 660                         enable_lnk(cur_lch);
 661                         omap_enable_channel_irq(cur_lch);
 662
 663                         cur_lch = next_lch;
 664                 } while (next_lch != -1);
 665         } else if (cpu_is_omap24xx()) {
 666                 /* Errata: Need to write lch even if not using chaining */
 667                 OMAP_DMA_CLNK_CTRL_REG(lch) = lch;
 668         }
 669
 670         omap_enable_channel_irq(lch);
 671
 672         /* Errata: On ES2.0 BUFFERING disable must be set.
 673          * This will always fail on ES1.0 */
 674         if (cpu_is_omap24xx()) {
 675                 OMAP_DMA_CCR_REG(lch) |= OMAP_DMA_CCR_EN;
 676         }
 677
 678         OMAP_DMA_CCR_REG(lch) |= OMAP_DMA_CCR_EN;
 679
 680         dma_chan[lch].flags |= OMAP_DMA_ACTIVE;
 681 }
 682
 683 void omap_stop_dma(int lch)
 684 {
 685         if (!omap_dma_in_1510_mode() && dma_chan[lch].next_lch != -1) {
 686                 int next_lch, cur_lch = lch;
 687                 char dma_chan_link_map[OMAP_LOGICAL_DMA_CH_COUNT];
 688
 689                 memset(dma_chan_link_map, 0, sizeof(dma_chan_link_map));
 690                 do {
 691                         /* The loop case: we've been here already */
 692                         if (dma_chan_link_map[cur_lch])
 693                                 break;
 694                         /* Mark the current channel */
 695                         dma_chan_link_map[cur_lch] = 1;
 696
 697                         disable_lnk(cur_lch);
 698
 699                         next_lch = dma_chan[cur_lch].next_lch;
 700                         cur_lch = next_lch;
 701                 } while (next_lch != -1);
 702
 703                 return;
 704         }
 705
 706         /* Disable all interrupts on the channel */
 707         if (cpu_class_is_omap1())
 708                 OMAP_DMA_CICR_REG(lch) = 0;
 709
 710         OMAP_DMA_CCR_REG(lch) &= ~OMAP_DMA_CCR_EN;
 711         dma_chan[lch].flags &= ~OMAP_DMA_ACTIVE;
 712 }
 713
 714 /*
 715  * Allows changing the DMA callback function or data. This may be needed if
 716  * the driver shares a single DMA channel for multiple dma triggers.
 717  */
 718 int omap_set_dma_callback(int lch,
 719                           void (* callback)(int lch, u16 ch_status, void *data),
 720                           void *data)
 721 {
 722         unsigned long flags;
 723
 724         if (lch < 0)
 725                 return -ENODEV;
 726
 727         spin_lock_irqsave(&dma_chan_lock, flags);
 728         if (dma_chan[lch].dev_id == -1) {
 729                 printk(KERN_ERR "DMA callback for not set for free channel\n");
 730                 spin_unlock_irqrestore(&dma_chan_lock, flags);
 731                 return -EINVAL;
 732         }
 733         dma_chan[lch].callback = callback;
 734         dma_chan[lch].data = data;
 735         spin_unlock_irqrestore(&dma_chan_lock, flags);
 736
 737         return 0;
 738 }
 739
 740 /*
 741  * Returns current physical source address for the given DMA channel.
 742  * If the channel is running the caller must disable interrupts prior calling
 743  * this function and process the returned value before re-enabling interrupt to
 744  * prevent races with the interrupt handler. Note that in continuous mode there
 745  * is a chance for CSSA_L register overflow inbetween the two reads resulting
 746  * in incorrect return value.
 747  */
 748 dma_addr_t omap_get_dma_src_pos(int lch)
 749 {
 750         dma_addr_t offset;
 751
 752         if (cpu_class_is_omap1())
 753                 offset = (dma_addr_t) (OMAP1_DMA_CSSA_L_REG(lch) |
 754                                        (OMAP1_DMA_CSSA_U_REG(lch) << 16));
 755
 756         if (cpu_is_omap24xx())
 757                 offset = OMAP_DMA_CSAC_REG(lch);
 758
 759         return offset;
 760 }
 761
 762 /*
 763  * Returns current physical destination address for the given DMA channel.
 764  * If the channel is running the caller must disable interrupts prior calling
 765  * this function and process the returned value before re-enabling interrupt to
 766  * prevent races with the interrupt handler. Note that in continuous mode there
 767  * is a chance for CDSA_L register overflow inbetween the two reads resulting
 768  * in incorrect return value.
 769  */
 770 dma_addr_t omap_get_dma_dst_pos(int lch)
 771 {
 772         dma_addr_t offset;
 773
 774         if (cpu_class_is_omap1())
 775                 offset = (dma_addr_t) (OMAP1_DMA_CDSA_L_REG(lch) |
 776                                        (OMAP1_DMA_CDSA_U_REG(lch) << 16));
 777
 778         if (cpu_is_omap24xx())
 779                 offset = OMAP2_DMA_CDSA_REG(lch);
 780
 781         return offset;
 782 }
 783
 784 /*
 785  * Returns current source transfer counting for the given DMA channel.
 786  * Can be used to monitor the progress of a transfer inside a block.
 787  * It must be called with disabled interrupts.
 788  */
 789 int omap_get_dma_src_addr_counter(int lch)
 790 {
 791         return (dma_addr_t) OMAP_DMA_CSAC_REG(lch);
 792 }
 793
 794 int omap_dma_running(void)
 795 {
 796         int lch;
 797
 798         /* Check if LCD DMA is running */
 799         if (cpu_is_omap16xx())
 800                 if (omap_readw(OMAP1610_DMA_LCD_CCR) & OMAP_DMA_CCR_EN)
 801                         return 1;
 802
 803         for (lch = 0; lch < dma_chan_count; lch++)
 804                 if (OMAP_DMA_CCR_REG(lch) & OMAP_DMA_CCR_EN)
 805                         return 1;
 806
 807         return 0;
 808 }
 809
 810 /*
 811  * lch_queue DMA will start right after lch_head one is finished.
 812  * For this DMA link to start, you still need to start (see omap_start_dma)
 813  * the first one. That will fire up the entire queue.
 814  */
 815 void omap_dma_link_lch (int lch_head, int lch_queue)
 816 {
 817         if (omap_dma_in_1510_mode()) {
 818                 printk(KERN_ERR "DMA linking is not supported in 1510 mode\n");
 819                 BUG();
 820                 return;
 821         }
 822
 823         if ((dma_chan[lch_head].dev_id == -1) ||
 824             (dma_chan[lch_queue].dev_id == -1)) {
 825                 printk(KERN_ERR "omap_dma: trying to link "
 826                        "non requested channels\n");
 827                 dump_stack();
 828         }
 829
 830         dma_chan[lch_head].next_lch = lch_queue;
 831 }
 832
 833 /*
 834  * Once the DMA queue is stopped, we can destroy it.
 835  */
 836 void omap_dma_unlink_lch (int lch_head, int lch_queue)
 837 {
 838         if (omap_dma_in_1510_mode()) {
 839                 printk(KERN_ERR "DMA linking is not supported in 1510 mode\n");
 840                 BUG();
 841                 return;
 842         }
 843
 844         if (dma_chan[lch_head].next_lch != lch_queue ||
 845             dma_chan[lch_head].next_lch == -1) {
 846                 printk(KERN_ERR "omap_dma: trying to unlink "
 847                        "non linked channels\n");
 848                 dump_stack();
 849         }
 850
 851
 852         if ((dma_chan[lch_head].flags & OMAP_DMA_ACTIVE) ||
 853             (dma_chan[lch_head].flags & OMAP_DMA_ACTIVE)) {
 854                 printk(KERN_ERR "omap_dma: You need to stop the DMA channels "
 855                        "before unlinking\n");
 856                 dump_stack();
 857         }
 858
 859         dma_chan[lch_head].next_lch = -1;
 860 }
 861
 862 /*----------------------------------------------------------------------------*/
 863
 864 #ifdef CONFIG_ARCH_OMAP1
 865
 866 static int omap1_dma_handle_ch(int ch)
 867 {
 868         u16 csr;
 869
 870         if (enable_1510_mode && ch >= 6) {
 871                 csr = dma_chan[ch].saved_csr;
 872                 dma_chan[ch].saved_csr = 0;
 873         } else
 874                 csr = OMAP_DMA_CSR_REG(ch);
 875         if (enable_1510_mode && ch <= 2 && (csr >> 7) != 0) {
 876                 dma_chan[ch + 6].saved_csr = csr >> 7;
 877                 csr &= 0x7f;
 878         }
 879         if ((csr & 0x3f) == 0)
 880                 return 0;
 881         if (unlikely(dma_chan[ch].dev_id == -1)) {
 882                 printk(KERN_WARNING "Spurious interrupt from DMA channel "
 883                        "%d (CSR %04x)\n", ch, csr);
 884                 return 0;
 885         }
 886         if (unlikely(csr & OMAP1_DMA_TOUT_IRQ))
 887                 printk(KERN_WARNING "DMA timeout with device %d\n",
 888                        dma_chan[ch].dev_id);
 889         if (unlikely(csr & OMAP_DMA_DROP_IRQ))
 890                 printk(KERN_WARNING "DMA synchronization event drop occurred "
 891                        "with device %d\n", dma_chan[ch].dev_id);
 892         if (likely(csr & OMAP_DMA_BLOCK_IRQ))
 893                 dma_chan[ch].flags &= ~OMAP_DMA_ACTIVE;
 894         if (likely(dma_chan[ch].callback != NULL))
 895                 dma_chan[ch].callback(ch, csr, dma_chan[ch].data);
 896         return 1;
 897 }
 898
 899 static irqreturn_t omap1_dma_irq_handler(int irq, void *dev_id)
 900 {
 901         int ch = ((int) dev_id) - 1;
 902         int handled = 0;
 903
 904         for (;;) {
 905                 int handled_now = 0;
 906
 907                 handled_now += omap1_dma_handle_ch(ch);
 908                 if (enable_1510_mode && dma_chan[ch + 6].saved_csr)
 909                         handled_now += omap1_dma_handle_ch(ch + 6);
 910                 if (!handled_now)
 911                         break;
 912                 handled += handled_now;
 913         }
 914
 915         return handled ? IRQ_HANDLED : IRQ_NONE;
 916 }
 917
 918 #else
 919 #define omap1_dma_irq_handler   NULL
 920 #endif
 921
 922 #ifdef CONFIG_ARCH_OMAP2
 923
 924 static int omap2_dma_handle_ch(int ch)
 925 {
 926         u32 status = OMAP_DMA_CSR_REG(ch);
 927
 928         if (!status)
 929                 return 0;
 930         if (unlikely(dma_chan[ch].dev_id == -1))
 931                 return 0;
 932         if (unlikely(status & OMAP_DMA_DROP_IRQ))
 933                 printk(KERN_INFO
 934                        "DMA synchronization event drop occurred with device "
 935                        "%d\n", dma_chan[ch].dev_id);
 936         if (unlikely(status & OMAP2_DMA_TRANS_ERR_IRQ))
 937                 printk(KERN_INFO "DMA transaction error with device %d\n",
 938                        dma_chan[ch].dev_id);
 939         if (unlikely(status & OMAP2_DMA_SECURE_ERR_IRQ))
 940                 printk(KERN_INFO "DMA secure error with device %d\n",
 941                        dma_chan[ch].dev_id);
 942         if (unlikely(status & OMAP2_DMA_MISALIGNED_ERR_IRQ))
 943                 printk(KERN_INFO "DMA misaligned error with device %d\n",
 944                        dma_chan[ch].dev_id);
 945
 946         OMAP_DMA_CSR_REG(ch) = OMAP2_DMA_CSR_CLEAR_MASK;
 947         omap_writel(1 << ch, OMAP_DMA4_IRQSTATUS_L0);
 948
 949         if (likely(dma_chan[ch].callback != NULL))
 950                 dma_chan[ch].callback(ch, status, dma_chan[ch].data);
 951
 952         return 0;
 953 }
 954
 955 /* STATUS register count is from 1-32 while our is 0-31 */
 956 static irqreturn_t omap2_dma_irq_handler(int irq, void *dev_id)
 957 {
 958         u32 val;
 959         int i;
 960
 961         val = omap_readl(OMAP_DMA4_IRQSTATUS_L0);
 962
 963         for (i = 1; i <= OMAP_LOGICAL_DMA_CH_COUNT; i++) {
 964                 int active = val & (1 << (i - 1));
 965                 if (active)
 966                         omap2_dma_handle_ch(i - 1);
 967         }
 968
 969         return IRQ_HANDLED;
 970 }
 971
 972 static struct irqaction omap24xx_dma_irq = {
 973         .name = "DMA",
 974         .handler = omap2_dma_irq_handler,
 975         .flags = IRQF_DISABLED
 976 };
 977
 978 #else
 979 static struct irqaction omap24xx_dma_irq;
 980 #endif
 981
 982 /*----------------------------------------------------------------------------*/
 983
 984 static struct lcd_dma_info {
 985         spinlock_t lock;
 986         int reserved;
 987         void (* callback)(u16 status, void *data);
 988         void *cb_data;
 989
 990         int active;
 991         unsigned long addr, size;
 992         int rotate, data_type, xres, yres;
 993         int vxres;
 994         int mirror;
 995         int xscale, yscale;
 996         int ext_ctrl;
 997         int src_port;
 998         int single_transfer;
 999 } lcd_dma;
1000
1001 void omap_set_lcd_dma_b1(unsigned long addr, u16 fb_xres, u16 fb_yres,
1002                          int data_type)
1003 {
1004         lcd_dma.addr = addr;
1005         lcd_dma.data_type = data_type;
1006         lcd_dma.xres = fb_xres;
1007         lcd_dma.yres = fb_yres;
1008 }
1009
1010 void omap_set_lcd_dma_src_port(int port)
1011 {
1012         lcd_dma.src_port = port;
1013 }
1014
1015 void omap_set_lcd_dma_ext_controller(int external)
1016 {
1017         lcd_dma.ext_ctrl = external;
1018 }
1019
1020 void omap_set_lcd_dma_single_transfer(int single)
1021 {
1022         lcd_dma.single_transfer = single;
1023 }
1024
1025
1026 void omap_set_lcd_dma_b1_rotation(int rotate)
1027 {
1028         if (omap_dma_in_1510_mode()) {
1029                 printk(KERN_ERR "DMA rotation is not supported in 1510 mode\n");
1030                 BUG();
1031                 return;
1032         }
1033         lcd_dma.rotate = rotate;
1034 }
1035
1036 void omap_set_lcd_dma_b1_mirror(int mirror)
1037 {
1038         if (omap_dma_in_1510_mode()) {
1039                 printk(KERN_ERR "DMA mirror is not supported in 1510 mode\n");
1040                 BUG();
1041         }
1042         lcd_dma.mirror = mirror;
1043 }
1044
1045 void omap_set_lcd_dma_b1_vxres(unsigned long vxres)
1046 {
1047         if (omap_dma_in_1510_mode()) {
1048                 printk(KERN_ERR "DMA virtual resulotion is not supported "
1049                                 "in 1510 mode\n");
1050                 BUG();
1051         }
1052         lcd_dma.vxres = vxres;
1053 }
1054
1055 void omap_set_lcd_dma_b1_scale(unsigned int xscale, unsigned int yscale)
1056 {
1057         if (omap_dma_in_1510_mode()) {
1058                 printk(KERN_ERR "DMA scale is not supported in 1510 mode\n");
1059                 BUG();
1060         }
1061         lcd_dma.xscale = xscale;
1062         lcd_dma.yscale = yscale;
1063 }
1064
1065 static void set_b1_regs(void)
1066 {
1067         unsigned long top, bottom;
1068         int es;
1069         u16 w;
1070         unsigned long en, fn;
1071         long ei, fi;
1072         unsigned long vxres;
1073         unsigned int xscale, yscale;
1074
1075         switch (lcd_dma.data_type) {
1076         case OMAP_DMA_DATA_TYPE_S8:
1077                 es = 1;
1078                 break;
1079         case OMAP_DMA_DATA_TYPE_S16:
1080                 es = 2;
1081                 break;
1082         case OMAP_DMA_DATA_TYPE_S32:
1083                 es = 4;
1084                 break;
1085         default:
1086                 BUG();
1087                 return;
1088         }
1089
1090         vxres = lcd_dma.vxres ? lcd_dma.vxres : lcd_dma.xres;
1091         xscale = lcd_dma.xscale ? lcd_dma.xscale : 1;
1092         yscale = lcd_dma.yscale ? lcd_dma.yscale : 1;
1093         BUG_ON(vxres < lcd_dma.xres);
1094 #define PIXADDR(x,y) (lcd_dma.addr + ((y) * vxres * yscale + (x) * xscale) * es)
1095 #define PIXSTEP(sx, sy, dx, dy) (PIXADDR(dx, dy) - PIXADDR(sx, sy) - es + 1)
1096         switch (lcd_dma.rotate) {
1097         case 0:
1098                 if (!lcd_dma.mirror) {
1099                         top = PIXADDR(0, 0);
1100                         bottom = PIXADDR(lcd_dma.xres - 1, lcd_dma.yres - 1);
1101                         /* 1510 DMA requires the bottom address to be 2 more
1102                          * than the actual last memory access location. */
1103                         if (omap_dma_in_1510_mode() &&
1104                             lcd_dma.data_type == OMAP_DMA_DATA_TYPE_S32)
1105                                 bottom += 2;
1106                         ei = PIXSTEP(0, 0, 1, 0);
1107                         fi = PIXSTEP(lcd_dma.xres - 1, 0, 0, 1);
1108                 } else {
1109                         top = PIXADDR(lcd_dma.xres - 1, 0);
1110                         bottom = PIXADDR(0, lcd_dma.yres - 1);
1111                         ei = PIXSTEP(1, 0, 0, 0);
1112                         fi = PIXSTEP(0, 0, lcd_dma.xres - 1, 1);
1113                 }
1114                 en = lcd_dma.xres;
1115                 fn = lcd_dma.yres;
1116                 break;
1117         case 90:
1118                 if (!lcd_dma.mirror) {
1119                         top = PIXADDR(0, lcd_dma.yres - 1);
1120                         bottom = PIXADDR(lcd_dma.xres - 1, 0);
1121                         ei = PIXSTEP(0, 1, 0, 0);
1122                         fi = PIXSTEP(0, 0, 1, lcd_dma.yres - 1);
1123                 } else {
1124                         top = PIXADDR(lcd_dma.xres - 1, lcd_dma.yres - 1);
1125                         bottom = PIXADDR(0, 0);
1126                         ei = PIXSTEP(0, 1, 0, 0);
1127                         fi = PIXSTEP(1, 0, 0, lcd_dma.yres - 1);
1128                 }
1129                 en = lcd_dma.yres;
1130                 fn = lcd_dma.xres;
1131                 break;
1132         case 180:
1133                 if (!lcd_dma.mirror) {
1134                         top = PIXADDR(lcd_dma.xres - 1, lcd_dma.yres - 1);
1135                         bottom = PIXADDR(0, 0);
1136                         ei = PIXSTEP(1, 0, 0, 0);
1137                         fi = PIXSTEP(0, 1, lcd_dma.xres - 1, 0);
1138                 } else {
1139                         top = PIXADDR(0, lcd_dma.yres - 1);
1140                         bottom = PIXADDR(lcd_dma.xres - 1, 0);
1141                         ei = PIXSTEP(0, 0, 1, 0);
1142                         fi = PIXSTEP(lcd_dma.xres - 1, 1, 0, 0);
1143                 }
1144                 en = lcd_dma.xres;
1145                 fn = lcd_dma.yres;
1146                 break;
1147         case 270:
1148                 if (!lcd_dma.mirror) {
1149                         top = PIXADDR(lcd_dma.xres - 1, 0);
1150                         bottom = PIXADDR(0, lcd_dma.yres - 1);
1151                         ei = PIXSTEP(0, 0, 0, 1);
1152                         fi = PIXSTEP(1, lcd_dma.yres - 1, 0, 0);
1153                 } else {
1154                         top = PIXADDR(0, 0);
1155                         bottom = PIXADDR(lcd_dma.xres - 1, lcd_dma.yres - 1);
1156                         ei = PIXSTEP(0, 0, 0, 1);
1157                         fi = PIXSTEP(0, lcd_dma.yres - 1, 1, 0);
1158                 }
1159                 en = lcd_dma.yres;
1160                 fn = lcd_dma.xres;
1161                 break;
1162         default:
1163                 BUG();
1164                 return; /* Supress warning about uninitialized vars */
1165         }
1166
1167         if (omap_dma_in_1510_mode()) {
1168                 omap_writew(top >> 16, OMAP1510_DMA_LCD_TOP_F1_U);
1169                 omap_writew(top, OMAP1510_DMA_LCD_TOP_F1_L);
1170                 omap_writew(bottom >> 16, OMAP1510_DMA_LCD_BOT_F1_U);
1171                 omap_writew(bottom, OMAP1510_DMA_LCD_BOT_F1_L);
1172
1173                 return;
1174         }
1175
1176         /* 1610 regs */
1177         omap_writew(top >> 16, OMAP1610_DMA_LCD_TOP_B1_U);
1178         omap_writew(top, OMAP1610_DMA_LCD_TOP_B1_L);
1179         omap_writew(bottom >> 16, OMAP1610_DMA_LCD_BOT_B1_U);
1180         omap_writew(bottom, OMAP1610_DMA_LCD_BOT_B1_L);
1181
1182         omap_writew(en, OMAP1610_DMA_LCD_SRC_EN_B1);
1183         omap_writew(fn, OMAP1610_DMA_LCD_SRC_FN_B1);
1184
1185         w = omap_readw(OMAP1610_DMA_LCD_CSDP);
1186         w &= ~0x03;
1187         w |= lcd_dma.data_type;
1188         omap_writew(w, OMAP1610_DMA_LCD_CSDP);
1189
1190         w = omap_readw(OMAP1610_DMA_LCD_CTRL);
1191         /* Always set the source port as SDRAM for now*/
1192         w &= ~(0x03 << 6);
1193         if (lcd_dma.callback != NULL)
1194                 w |= 1 << 1;            /* Block interrupt enable */
1195         else
1196                 w &= ~(1 << 1);
1197         omap_writew(w, OMAP1610_DMA_LCD_CTRL);
1198
1199         if (!(lcd_dma.rotate || lcd_dma.mirror ||
1200               lcd_dma.vxres || lcd_dma.xscale || lcd_dma.yscale))
1201                 return;
1202
1203         w = omap_readw(OMAP1610_DMA_LCD_CCR);
1204         /* Set the double-indexed addressing mode */
1205         w |= (0x03 << 12);
1206         omap_writew(w, OMAP1610_DMA_LCD_CCR);
1207
1208         omap_writew(ei, OMAP1610_DMA_LCD_SRC_EI_B1);
1209         omap_writew(fi >> 16, OMAP1610_DMA_LCD_SRC_FI_B1_U);
1210         omap_writew(fi, OMAP1610_DMA_LCD_SRC_FI_B1_L);
1211 }
1212
1213 static irqreturn_t lcd_dma_irq_handler(int irq, void *dev_id)
1214 {
1215         u16 w;
1216
1217         w = omap_readw(OMAP1610_DMA_LCD_CTRL);
1218         if (unlikely(!(w & (1 << 3)))) {
1219                 printk(KERN_WARNING "Spurious LCD DMA IRQ\n");
1220                 return IRQ_NONE;
1221         }
1222         /* Ack the IRQ */
1223         w |= (1 << 3);
1224         omap_writew(w, OMAP1610_DMA_LCD_CTRL);
1225         lcd_dma.active = 0;
1226         if (lcd_dma.callback != NULL)
1227                 lcd_dma.callback(w, lcd_dma.cb_data);
1228
1229         return IRQ_HANDLED;
1230 }
1231
1232 int omap_request_lcd_dma(void (* callback)(u16 status, void *data),
1233                          void *data)
1234 {
1235         spin_lock_irq(&lcd_dma.lock);
1236         if (lcd_dma.reserved) {
1237                 spin_unlock_irq(&lcd_dma.lock);
1238                 printk(KERN_ERR "LCD DMA channel already reserved\n");
1239                 BUG();
1240                 return -EBUSY;
1241         }
1242         lcd_dma.reserved = 1;
1243         spin_unlock_irq(&lcd_dma.lock);
1244         lcd_dma.callback = callback;
1245         lcd_dma.cb_data = data;
1246         lcd_dma.active = 0;
1247         lcd_dma.single_transfer = 0;
1248         lcd_dma.rotate = 0;
1249         lcd_dma.vxres = 0;
1250         lcd_dma.mirror = 0;
1251         lcd_dma.xscale = 0;
1252         lcd_dma.yscale = 0;
1253         lcd_dma.ext_ctrl = 0;
1254         lcd_dma.src_port = 0;
1255
1256         return 0;
1257 }
1258
1259 void omap_free_lcd_dma(void)
1260 {
1261         spin_lock(&lcd_dma.lock);
1262         if (!lcd_dma.reserved) {
1263                 spin_unlock(&lcd_dma.lock);
1264                 printk(KERN_ERR "LCD DMA is not reserved\n");
1265                 BUG();
1266                 return;
1267         }
1268         if (!enable_1510_mode)
1269                 omap_writew(omap_readw(OMAP1610_DMA_LCD_CCR) & ~1,
1270                             OMAP1610_DMA_LCD_CCR);
1271         lcd_dma.reserved = 0;
1272         spin_unlock(&lcd_dma.lock);
1273 }
1274
1275 void omap_enable_lcd_dma(void)
1276 {
1277         u16 w;
1278
1279         /* Set the Enable bit only if an external controller is
1280          * connected. Otherwise the OMAP internal controller will
1281          * start the transfer when it gets enabled.
1282          */
1283         if (enable_1510_mode || !lcd_dma.ext_ctrl)
1284                 return;
1285
1286         w = omap_readw(OMAP1610_DMA_LCD_CTRL);
1287         w |= 1 << 8;
1288         omap_writew(w, OMAP1610_DMA_LCD_CTRL);
1289
1290         lcd_dma.active = 1;
1291
1292         w = omap_readw(OMAP1610_DMA_LCD_CCR);
1293         w |= 1 << 7;
1294         omap_writew(w, OMAP1610_DMA_LCD_CCR);
1295 }
1296
1297 void omap_setup_lcd_dma(void)
1298 {
1299         BUG_ON(lcd_dma.active);
1300         if (!enable_1510_mode) {
1301                 /* Set some reasonable defaults */
1302                 omap_writew(0x5440, OMAP1610_DMA_LCD_CCR);
1303                 omap_writew(0x9102, OMAP1610_DMA_LCD_CSDP);
1304                 omap_writew(0x0004, OMAP1610_DMA_LCD_LCH_CTRL);
1305         }
1306         set_b1_regs();
1307         if (!enable_1510_mode) {
1308                 u16 w;
1309
1310                 w = omap_readw(OMAP1610_DMA_LCD_CCR);
1311                 /* If DMA was already active set the end_prog bit to have
1312                  * the programmed register set loaded into the active
1313                  * register set.
1314                  */
1315                 w |= 1 << 11;           /* End_prog */
1316                 if (!lcd_dma.single_transfer)
1317                         w |= (3 << 8);  /* Auto_init, repeat */
1318                 omap_writew(w, OMAP1610_DMA_LCD_CCR);
1319         }
1320 }
1321
1322 void omap_stop_lcd_dma(void)
1323 {
1324         u16 w;
1325
1326         lcd_dma.active = 0;
1327         if (enable_1510_mode || !lcd_dma.ext_ctrl)
1328                 return;
1329
1330         w = omap_readw(OMAP1610_DMA_LCD_CCR);
1331         w &= ~(1 << 7);
1332         omap_writew(w, OMAP1610_DMA_LCD_CCR);
1333
1334         w = omap_readw(OMAP1610_DMA_LCD_CTRL);
1335         w &= ~(1 << 8);
1336         omap_writew(w, OMAP1610_DMA_LCD_CTRL);
1337 }
1338
1339 int omap_lcd_dma_ext_running(void)
1340 {
1341         return lcd_dma.ext_ctrl && lcd_dma.active;
1342 }
1343
1344 /*----------------------------------------------------------------------------*/
1345
1346 static int __init omap_init_dma(void)
1347 {
1348         int ch, r;
1349
1350         if (cpu_is_omap15xx()) {
1351                 printk(KERN_INFO "DMA support for OMAP15xx initialized\n");
1352                 dma_chan_count = 9;
1353                 enable_1510_mode = 1;
1354         } else if (cpu_is_omap16xx() || cpu_is_omap730()) {
1355                 printk(KERN_INFO "OMAP DMA hardware version %d\n",
1356                        omap_readw(OMAP_DMA_HW_ID));
1357                 printk(KERN_INFO "DMA capabilities: %08x:%08x:%04x:%04x:%04x\n",
1358                        (omap_readw(OMAP_DMA_CAPS_0_U) << 16) |
1359                        omap_readw(OMAP_DMA_CAPS_0_L),
1360                        (omap_readw(OMAP_DMA_CAPS_1_U) << 16) |
1361                        omap_readw(OMAP_DMA_CAPS_1_L),
1362                        omap_readw(OMAP_DMA_CAPS_2), omap_readw(OMAP_DMA_CAPS_3),
1363                        omap_readw(OMAP_DMA_CAPS_4));
1364                 if (!enable_1510_mode) {
1365                         u16 w;
1366
1367                         /* Disable OMAP 3.0/3.1 compatibility mode. */
1368                         w = omap_readw(OMAP_DMA_GSCR);
1369                         w |= 1 << 3;
1370                         omap_writew(w, OMAP_DMA_GSCR);
1371                         dma_chan_count = 16;
1372                 } else
1373                         dma_chan_count = 9;
1374                 if (cpu_is_omap16xx()) {
1375                         u16 w;
1376
1377                         /* this would prevent OMAP sleep */
1378                         w = omap_readw(OMAP1610_DMA_LCD_CTRL);
1379                         w &= ~(1 << 8);
1380                         omap_writew(w, OMAP1610_DMA_LCD_CTRL);
1381                 }
1382         } else if (cpu_is_omap24xx()) {
1383                 u8 revision = omap_readb(OMAP_DMA4_REVISION);
1384                 printk(KERN_INFO "OMAP DMA hardware revision %d.%d\n",
1385                        revision >> 4, revision & 0xf);
1386                 dma_chan_count = OMAP_LOGICAL_DMA_CH_COUNT;
1387         } else {
1388                 dma_chan_count = 0;
1389                 return 0;
1390         }
1391
1392         memset(&lcd_dma, 0, sizeof(lcd_dma));
1393         spin_lock_init(&lcd_dma.lock);
1394         spin_lock_init(&dma_chan_lock);
1395         memset(&dma_chan, 0, sizeof(dma_chan));
1396
1397         for (ch = 0; ch < dma_chan_count; ch++) {
1398                 omap_clear_dma(ch);
1399                 dma_chan[ch].dev_id = -1;
1400                 dma_chan[ch].next_lch = -1;
1401
1402                 if (ch >= 6 && enable_1510_mode)
1403                         continue;
1404
1405                 if (cpu_class_is_omap1()) {
1406                         /* request_irq() doesn't like dev_id (ie. ch) being
1407                          * zero, so we have to kludge around this. */
1408                         r = request_irq(omap1_dma_irq[ch],
1409                                         omap1_dma_irq_handler, 0, "DMA",
1410                                         (void *) (ch + 1));
1411                         if (r != 0) {
1412                                 int i;
1413
1414                                 printk(KERN_ERR "unable to request IRQ %d "
1415                                        "for DMA (error %d)\n",
1416                                        omap1_dma_irq[ch], r);
1417                                 for (i = 0; i < ch; i++)
1418                                         free_irq(omap1_dma_irq[i],
1419                                                  (void *) (i + 1));
1420                                 return r;
1421                         }
1422                 }
1423         }
1424
1425         if (cpu_is_omap24xx())
1426                 setup_irq(INT_24XX_SDMA_IRQ0, &omap24xx_dma_irq);
1427
1428         /* FIXME: Update LCD DMA to work on 24xx */
1429         if (cpu_class_is_omap1()) {
1430                 r = request_irq(INT_DMA_LCD, lcd_dma_irq_handler, 0,
1431                                 "LCD DMA", NULL);
1432                 if (r != 0) {
1433                         int i;
1434
1435                         printk(KERN_ERR "unable to request IRQ for LCD DMA "
1436                                "(error %d)\n", r);
1437                         for (i = 0; i < dma_chan_count; i++)
1438                                 free_irq(omap1_dma_irq[i], (void *) (i + 1));
1439                         return r;
1440                 }
1441         }
1442
1443         return 0;
1444 }
1445
1446 arch_initcall(omap_init_dma);
1447
1448 EXPORT_SYMBOL(omap_get_dma_src_pos);
1449 EXPORT_SYMBOL(omap_get_dma_dst_pos);
1450 EXPORT_SYMBOL(omap_get_dma_src_addr_counter);
1451 EXPORT_SYMBOL(omap_clear_dma);
1452 EXPORT_SYMBOL(omap_set_dma_priority);
1453 EXPORT_SYMBOL(omap_request_dma);
1454 EXPORT_SYMBOL(omap_free_dma);
1455 EXPORT_SYMBOL(omap_start_dma);
1456 EXPORT_SYMBOL(omap_stop_dma);
1457 EXPORT_SYMBOL(omap_set_dma_callback);
1458 EXPORT_SYMBOL(omap_enable_dma_irq);
1459 EXPORT_SYMBOL(omap_disable_dma_irq);
1460
1461 EXPORT_SYMBOL(omap_set_dma_transfer_params);
1462 EXPORT_SYMBOL(omap_set_dma_color_mode);
1463 EXPORT_SYMBOL(omap_set_dma_write_mode);
1464
1465 EXPORT_SYMBOL(omap_set_dma_src_params);
1466 EXPORT_SYMBOL(omap_set_dma_src_index);
1467 EXPORT_SYMBOL(omap_set_dma_src_data_pack);
1468 EXPORT_SYMBOL(omap_set_dma_src_burst_mode);
1469
1470 EXPORT_SYMBOL(omap_set_dma_dest_params);
1471 EXPORT_SYMBOL(omap_set_dma_dest_index);
1472 EXPORT_SYMBOL(omap_set_dma_dest_data_pack);
1473 EXPORT_SYMBOL(omap_set_dma_dest_burst_mode);
1474
1475 EXPORT_SYMBOL(omap_set_dma_params);
1476
1477 EXPORT_SYMBOL(omap_dma_link_lch);
1478 EXPORT_SYMBOL(omap_dma_unlink_lch);
1479
1480 EXPORT_SYMBOL(omap_request_lcd_dma);
1481 EXPORT_SYMBOL(omap_free_lcd_dma);
1482 EXPORT_SYMBOL(omap_enable_lcd_dma);
1483 EXPORT_SYMBOL(omap_setup_lcd_dma);
1484 EXPORT_SYMBOL(omap_stop_lcd_dma);
1485 EXPORT_SYMBOL(omap_lcd_dma_ext_running);
1486 EXPORT_SYMBOL(omap_set_lcd_dma_b1);
1487 EXPORT_SYMBOL(omap_set_lcd_dma_single_transfer);
1488 EXPORT_SYMBOL(omap_set_lcd_dma_ext_controller);
1489 EXPORT_SYMBOL(omap_set_lcd_dma_b1_rotation);
1490 EXPORT_SYMBOL(omap_set_lcd_dma_b1_vxres);
1491 EXPORT_SYMBOL(omap_set_lcd_dma_b1_scale);
1492 EXPORT_SYMBOL(omap_set_lcd_dma_b1_mirror);
1493