git.oblomov.eu Git - linux-2.6/blob - drivers/net/smc911x.h

   1 /*------------------------------------------------------------------------
   2  . smc911x.h - macros for SMSC's LAN911{5,6,7,8} single-chip Ethernet device.
   3  .
   4  . Copyright (C) 2005 Sensoria Corp.
   5  . Derived from the unified SMC91x driver by Nicolas Pitre
   6  .
   7  . This program is free software; you can redistribute it and/or modify
   8  . it under the terms of the GNU General Public License as published by
   9  . the Free Software Foundation; either version 2 of the License, or
  10  . (at your option) any later version.
  11  .
  12  . This program is distributed in the hope that it will be useful,
  13  . but WITHOUT ANY WARRANTY; without even the implied warranty of
  14  . MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  15  . GNU General Public License for more details.
  16  .
  17  . You should have received a copy of the GNU General Public License
  18  . along with this program; if not, write to the Free Software
  19  . Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
  20  .
  21  . Information contained in this file was obtained from the LAN9118
  22  . manual from SMC.  To get a copy, if you really want one, you can find
  23  . information under www.smsc.com.
  24  .
  25  . Authors
  26  .       Dustin McIntire                 <dustin@sensoria.com>
  27  .
  28  ---------------------------------------------------------------------------*/
  29 #ifndef _SMC911X_H_
  30 #define _SMC911X_H_
  31
  32 #include <linux/smc911x.h>
  33 /*
  34  * Use the DMA feature on PXA chips
  35  */
  36 #ifdef CONFIG_ARCH_PXA
  37   #define SMC_USE_PXA_DMA       1
  38   #define SMC_USE_16BIT         0
  39   #define SMC_USE_32BIT         1
  40   #define SMC_IRQ_SENSE         IRQF_TRIGGER_FALLING
  41 #elif defined(CONFIG_SH_MAGIC_PANEL_R2)
  42   #define SMC_USE_16BIT         0
  43   #define SMC_USE_32BIT         1
  44   #define SMC_IRQ_SENSE         IRQF_TRIGGER_LOW
  45 #elif defined(CONFIG_ARCH_OMAP34XX)
  46   #define SMC_USE_16BIT         0
  47   #define SMC_USE_32BIT         1
  48   #define SMC_IRQ_SENSE         IRQF_TRIGGER_LOW
  49   #define SMC_MEM_RESERVED      1
  50 #elif defined(CONFIG_ARCH_OMAP24XX)
  51   #define SMC_USE_16BIT         0
  52   #define SMC_USE_32BIT         1
  53   #define SMC_IRQ_SENSE         IRQF_TRIGGER_LOW
  54   #define SMC_MEM_RESERVED      1
  55 #else
  56 /*
  57  * Default configuration
  58  */
  59
  60 #define SMC_DYNAMIC_BUS_CONFIG
  61 #endif
  62
  63 #ifdef SMC_USE_PXA_DMA
  64 #define SMC_USE_DMA
  65 #endif
  66
  67 /* store this information for the driver.. */
  68 struct smc911x_local {
  69         /*
  70          * If I have to wait until the DMA is finished and ready to reload a
  71          * packet, I will store the skbuff here. Then, the DMA will send it
  72          * out and free it.
  73          */
  74         struct sk_buff *pending_tx_skb;
  75
  76         /* version/revision of the SMC911x chip */
  77         u16 version;
  78         u16 revision;
  79
  80         /* FIFO sizes */
  81         int tx_fifo_kb;
  82         int tx_fifo_size;
  83         int rx_fifo_size;
  84         int afc_cfg;
  85
  86         /* Contains the current active receive/phy mode */
  87         int ctl_rfduplx;
  88         int ctl_rspeed;
  89
  90         u32 msg_enable;
  91         u32 phy_type;
  92         struct mii_if_info mii;
  93
  94         /* work queue */
  95         struct work_struct phy_configure;
  96
  97         int tx_throttle;
  98         spinlock_t lock;
  99
 100         struct net_device *netdev;
 101
 102 #ifdef SMC_USE_DMA
 103         /* DMA needs the physical address of the chip */
 104         u_long physaddr;
 105         int rxdma;
 106         int txdma;
 107         int rxdma_active;
 108         int txdma_active;
 109         struct sk_buff *current_rx_skb;
 110         struct sk_buff *current_tx_skb;
 111         struct device *dev;
 112 #endif
 113         void __iomem *base;
 114 #ifdef SMC_DYNAMIC_BUS_CONFIG
 115         struct smc911x_platdata cfg;
 116 #endif
 117 };
 118
 119 /*
 120  * Define the bus width specific IO macros
 121  */
 122
 123 #ifdef SMC_DYNAMIC_BUS_CONFIG
 124 static inline unsigned int SMC_inl(struct smc911x_local *lp, int reg)
 125 {
 126         void __iomem *ioaddr = lp->base + reg;
 127
 128         if (lp->cfg.flags & SMC911X_USE_32BIT)
 129                 return readl(ioaddr);
 130
 131         if (lp->cfg.flags & SMC911X_USE_16BIT)
 132                 return readw(ioaddr) | (readw(ioaddr + 2) << 16);
 133
 134         BUG();
 135 }
 136
 137 static inline void SMC_outl(unsigned int value, struct smc911x_local *lp,
 138                             int reg)
 139 {
 140         void __iomem *ioaddr = lp->base + reg;
 141
 142         if (lp->cfg.flags & SMC911X_USE_32BIT) {
 143                 writel(value, ioaddr);
 144                 return;
 145         }
 146
 147         if (lp->cfg.flags & SMC911X_USE_16BIT) {
 148                 writew(value & 0xffff, ioaddr);
 149                 writew(value >> 16, ioaddr + 2);
 150                 return;
 151         }
 152
 153         BUG();
 154 }
 155
 156 static inline void SMC_insl(struct smc911x_local *lp, int reg,
 157                               void *addr, unsigned int count)
 158 {
 159         void __iomem *ioaddr = lp->base + reg;
 160
 161         if (lp->cfg.flags & SMC911X_USE_32BIT) {
 162                 readsl(ioaddr, addr, count);
 163                 return;
 164         }
 165
 166         if (lp->cfg.flags & SMC911X_USE_16BIT) {
 167                 readsw(ioaddr, addr, count * 2);
 168                 return;
 169         }
 170
 171         BUG();
 172 }
 173
 174 static inline void SMC_outsl(struct smc911x_local *lp, int reg,
 175                              void *addr, unsigned int count)
 176 {
 177         void __iomem *ioaddr = lp->base + reg;
 178
 179         if (lp->cfg.flags & SMC911X_USE_32BIT) {
 180                 writesl(ioaddr, addr, count);
 181                 return;
 182         }
 183
 184         if (lp->cfg.flags & SMC911X_USE_16BIT) {
 185                 writesw(ioaddr, addr, count * 2);
 186                 return;
 187         }
 188
 189         BUG();
 190 }
 191 #else
 192 #if     SMC_USE_16BIT
 193 #define SMC_inl(lp, r)           ((readw((lp)->base + (r)) & 0xFFFF) + (readw((lp)->base + (r) + 2) << 16))
 194 #define SMC_outl(v, lp, r)                       \
 195         do{                                      \
 196                  writew(v & 0xFFFF, (lp)->base + (r));   \
 197                  writew(v >> 16, (lp)->base + (r) + 2); \
 198          } while (0)
 199 #define SMC_insl(lp, r, p, l)    readsw((short*)((lp)->base + (r)), p, l*2)
 200 #define SMC_outsl(lp, r, p, l)   writesw((short*)((lp)->base + (r)), p, l*2)
 201
 202 #elif   SMC_USE_32BIT
 203 #define SMC_inl(lp, r)           readl((lp)->base + (r))
 204 #define SMC_outl(v, lp, r)       writel(v, (lp)->base + (r))
 205 #define SMC_insl(lp, r, p, l)    readsl((int*)((lp)->base + (r)), p, l)
 206 #define SMC_outsl(lp, r, p, l)   writesl((int*)((lp)->base + (r)), p, l)
 207
 208 #endif /* SMC_USE_16BIT */
 209 #endif /* SMC_DYNAMIC_BUS_CONFIG */
 210
 211
 212 #ifdef SMC_USE_PXA_DMA
 213
 214 #include <mach/dma.h>
 215
 216 /*
 217  * Define the request and free functions
 218  * These are unfortunately architecture specific as no generic allocation
 219  * mechanism exits
 220  */
 221 #define SMC_DMA_REQUEST(dev, handler) \
 222          pxa_request_dma(dev->name, DMA_PRIO_LOW, handler, dev)
 223
 224 #define SMC_DMA_FREE(dev, dma) \
 225          pxa_free_dma(dma)
 226
 227 #define SMC_DMA_ACK_IRQ(dev, dma)                                       \
 228 {                                                                       \
 229         if (DCSR(dma) & DCSR_BUSERR) {                                  \
 230                 printk("%s: DMA %d bus error!\n", dev->name, dma);      \
 231         }                                                               \
 232         DCSR(dma) = DCSR_STARTINTR|DCSR_ENDINTR|DCSR_BUSERR;            \
 233 }
 234
 235 /*
 236  * Use a DMA for RX and TX packets.
 237  */
 238 #include <linux/dma-mapping.h>
 239 #include <asm/dma.h>
 240 #include <mach/pxa-regs.h>
 241
 242 static dma_addr_t rx_dmabuf, tx_dmabuf;
 243 static int rx_dmalen, tx_dmalen;
 244
 245 #ifdef SMC_insl
 246 #undef SMC_insl
 247 #define SMC_insl(lp, r, p, l) \
 248         smc_pxa_dma_insl(lp, lp->physaddr, r, lp->rxdma, p, l)
 249
 250 static inline void
 251 smc_pxa_dma_insl(struct smc911x_local *lp, u_long physaddr,
 252                 int reg, int dma, u_char *buf, int len)
 253 {
 254         /* 64 bit alignment is required for memory to memory DMA */
 255         if ((long)buf & 4) {
 256                 *((u32 *)buf) = SMC_inl(lp, reg);
 257                 buf += 4;
 258                 len--;
 259         }
 260
 261         len *= 4;
 262         rx_dmabuf = dma_map_single(lp->dev, buf, len, DMA_FROM_DEVICE);
 263         rx_dmalen = len;
 264         DCSR(dma) = DCSR_NODESC;
 265         DTADR(dma) = rx_dmabuf;
 266         DSADR(dma) = physaddr + reg;
 267         DCMD(dma) = (DCMD_INCTRGADDR | DCMD_BURST32 |
 268                 DCMD_WIDTH4 | DCMD_ENDIRQEN | (DCMD_LENGTH & rx_dmalen));
 269         DCSR(dma) = DCSR_NODESC | DCSR_RUN;
 270 }
 271 #endif
 272
 273 #ifdef SMC_outsl
 274 #undef SMC_outsl
 275 #define SMC_outsl(lp, r, p, l) \
 276          smc_pxa_dma_outsl(lp, lp->physaddr, r, lp->txdma, p, l)
 277
 278 static inline void
 279 smc_pxa_dma_outsl(struct smc911x_local *lp, u_long physaddr,
 280                 int reg, int dma, u_char *buf, int len)
 281 {
 282         /* 64 bit alignment is required for memory to memory DMA */
 283         if ((long)buf & 4) {
 284                 SMC_outl(*((u32 *)buf), lp, reg);
 285                 buf += 4;
 286                 len--;
 287         }
 288
 289         len *= 4;
 290         tx_dmabuf = dma_map_single(lp->dev, buf, len, DMA_TO_DEVICE);
 291         tx_dmalen = len;
 292         DCSR(dma) = DCSR_NODESC;
 293         DSADR(dma) = tx_dmabuf;
 294         DTADR(dma) = physaddr + reg;
 295         DCMD(dma) = (DCMD_INCSRCADDR | DCMD_BURST32 |
 296                 DCMD_WIDTH4 | DCMD_ENDIRQEN | (DCMD_LENGTH & tx_dmalen));
 297         DCSR(dma) = DCSR_NODESC | DCSR_RUN;
 298 }
 299 #endif
 300 #endif   /* SMC_USE_PXA_DMA */
 301
 302
 303 /* Chip Parameters and Register Definitions */
 304
 305 #define SMC911X_TX_FIFO_LOW_THRESHOLD   (1536*2)
 306
 307 #define SMC911X_IO_EXTENT        0x100
 308
 309 #define SMC911X_EEPROM_LEN       7
 310
 311 /* Below are the register offsets and bit definitions
 312  * of the Lan911x memory space
 313  */
 314 #define RX_DATA_FIFO             (0x00)
 315
 316 #define TX_DATA_FIFO             (0x20)
 317 #define TX_CMD_A_INT_ON_COMP_           (0x80000000)
 318 #define TX_CMD_A_INT_BUF_END_ALGN_      (0x03000000)
 319 #define TX_CMD_A_INT_4_BYTE_ALGN_       (0x00000000)
 320 #define TX_CMD_A_INT_16_BYTE_ALGN_      (0x01000000)
 321 #define TX_CMD_A_INT_32_BYTE_ALGN_      (0x02000000)
 322 #define TX_CMD_A_INT_DATA_OFFSET_       (0x001F0000)
 323 #define TX_CMD_A_INT_FIRST_SEG_         (0x00002000)
 324 #define TX_CMD_A_INT_LAST_SEG_          (0x00001000)
 325 #define TX_CMD_A_BUF_SIZE_              (0x000007FF)
 326 #define TX_CMD_B_PKT_TAG_               (0xFFFF0000)
 327 #define TX_CMD_B_ADD_CRC_DISABLE_       (0x00002000)
 328 #define TX_CMD_B_DISABLE_PADDING_       (0x00001000)
 329 #define TX_CMD_B_PKT_BYTE_LENGTH_       (0x000007FF)
 330
 331 #define RX_STATUS_FIFO          (0x40)
 332 #define RX_STS_PKT_LEN_                 (0x3FFF0000)
 333 #define RX_STS_ES_                      (0x00008000)
 334 #define RX_STS_BCST_                    (0x00002000)
 335 #define RX_STS_LEN_ERR_                 (0x00001000)
 336 #define RX_STS_RUNT_ERR_                (0x00000800)
 337 #define RX_STS_MCAST_                   (0x00000400)
 338 #define RX_STS_TOO_LONG_                (0x00000080)
 339 #define RX_STS_COLL_                    (0x00000040)
 340 #define RX_STS_ETH_TYPE_                (0x00000020)
 341 #define RX_STS_WDOG_TMT_                (0x00000010)
 342 #define RX_STS_MII_ERR_                 (0x00000008)
 343 #define RX_STS_DRIBBLING_               (0x00000004)
 344 #define RX_STS_CRC_ERR_                 (0x00000002)
 345 #define RX_STATUS_FIFO_PEEK     (0x44)
 346 #define TX_STATUS_FIFO          (0x48)
 347 #define TX_STS_TAG_                     (0xFFFF0000)
 348 #define TX_STS_ES_                      (0x00008000)
 349 #define TX_STS_LOC_                     (0x00000800)
 350 #define TX_STS_NO_CARR_                 (0x00000400)
 351 #define TX_STS_LATE_COLL_               (0x00000200)
 352 #define TX_STS_MANY_COLL_               (0x00000100)
 353 #define TX_STS_COLL_CNT_                (0x00000078)
 354 #define TX_STS_MANY_DEFER_              (0x00000004)
 355 #define TX_STS_UNDERRUN_                (0x00000002)
 356 #define TX_STS_DEFERRED_                (0x00000001)
 357 #define TX_STATUS_FIFO_PEEK     (0x4C)
 358 #define ID_REV                  (0x50)
 359 #define ID_REV_CHIP_ID_                 (0xFFFF0000)  /* RO */
 360 #define ID_REV_REV_ID_                  (0x0000FFFF)  /* RO */
 361
 362 #define INT_CFG                 (0x54)
 363 #define INT_CFG_INT_DEAS_               (0xFF000000)  /* R/W */
 364 #define INT_CFG_INT_DEAS_CLR_           (0x00004000)
 365 #define INT_CFG_INT_DEAS_STS_           (0x00002000)
 366 #define INT_CFG_IRQ_INT_                (0x00001000)  /* RO */
 367 #define INT_CFG_IRQ_EN_                 (0x00000100)  /* R/W */
 368 #define INT_CFG_IRQ_POL_                (0x00000010)  /* R/W Not Affected by SW Reset */
 369 #define INT_CFG_IRQ_TYPE_               (0x00000001)  /* R/W Not Affected by SW Reset */
 370
 371 #define INT_STS                 (0x58)
 372 #define INT_STS_SW_INT_                 (0x80000000)  /* R/WC */
 373 #define INT_STS_TXSTOP_INT_             (0x02000000)  /* R/WC */
 374 #define INT_STS_RXSTOP_INT_             (0x01000000)  /* R/WC */
 375 #define INT_STS_RXDFH_INT_              (0x00800000)  /* R/WC */
 376 #define INT_STS_RXDF_INT_               (0x00400000)  /* R/WC */
 377 #define INT_STS_TX_IOC_                 (0x00200000)  /* R/WC */
 378 #define INT_STS_RXD_INT_                (0x00100000)  /* R/WC */
 379 #define INT_STS_GPT_INT_                (0x00080000)  /* R/WC */
 380 #define INT_STS_PHY_INT_                (0x00040000)  /* RO */
 381 #define INT_STS_PME_INT_                (0x00020000)  /* R/WC */
 382 #define INT_STS_TXSO_                   (0x00010000)  /* R/WC */
 383 #define INT_STS_RWT_                    (0x00008000)  /* R/WC */
 384 #define INT_STS_RXE_                    (0x00004000)  /* R/WC */
 385 #define INT_STS_TXE_                    (0x00002000)  /* R/WC */
 386 //#define       INT_STS_ERX_            (0x00001000)  /* R/WC */
 387 #define INT_STS_TDFU_                   (0x00000800)  /* R/WC */
 388 #define INT_STS_TDFO_                   (0x00000400)  /* R/WC */
 389 #define INT_STS_TDFA_                   (0x00000200)  /* R/WC */
 390 #define INT_STS_TSFF_                   (0x00000100)  /* R/WC */
 391 #define INT_STS_TSFL_                   (0x00000080)  /* R/WC */
 392 //#define       INT_STS_RXDF_           (0x00000040)  /* R/WC */
 393 #define INT_STS_RDFO_                   (0x00000040)  /* R/WC */
 394 #define INT_STS_RDFL_                   (0x00000020)  /* R/WC */
 395 #define INT_STS_RSFF_                   (0x00000010)  /* R/WC */
 396 #define INT_STS_RSFL_                   (0x00000008)  /* R/WC */
 397 #define INT_STS_GPIO2_INT_              (0x00000004)  /* R/WC */
 398 #define INT_STS_GPIO1_INT_              (0x00000002)  /* R/WC */
 399 #define INT_STS_GPIO0_INT_              (0x00000001)  /* R/WC */
 400
 401 #define INT_EN                  (0x5C)
 402 #define INT_EN_SW_INT_EN_               (0x80000000)  /* R/W */
 403 #define INT_EN_TXSTOP_INT_EN_           (0x02000000)  /* R/W */
 404 #define INT_EN_RXSTOP_INT_EN_           (0x01000000)  /* R/W */
 405 #define INT_EN_RXDFH_INT_EN_            (0x00800000)  /* R/W */
 406 //#define       INT_EN_RXDF_INT_EN_             (0x00400000)  /* R/W */
 407 #define INT_EN_TIOC_INT_EN_             (0x00200000)  /* R/W */
 408 #define INT_EN_RXD_INT_EN_              (0x00100000)  /* R/W */
 409 #define INT_EN_GPT_INT_EN_              (0x00080000)  /* R/W */
 410 #define INT_EN_PHY_INT_EN_              (0x00040000)  /* R/W */
 411 #define INT_EN_PME_INT_EN_              (0x00020000)  /* R/W */
 412 #define INT_EN_TXSO_EN_                 (0x00010000)  /* R/W */
 413 #define INT_EN_RWT_EN_                  (0x00008000)  /* R/W */
 414 #define INT_EN_RXE_EN_                  (0x00004000)  /* R/W */
 415 #define INT_EN_TXE_EN_                  (0x00002000)  /* R/W */
 416 //#define       INT_EN_ERX_EN_                  (0x00001000)  /* R/W */
 417 #define INT_EN_TDFU_EN_                 (0x00000800)  /* R/W */
 418 #define INT_EN_TDFO_EN_                 (0x00000400)  /* R/W */
 419 #define INT_EN_TDFA_EN_                 (0x00000200)  /* R/W */
 420 #define INT_EN_TSFF_EN_                 (0x00000100)  /* R/W */
 421 #define INT_EN_TSFL_EN_                 (0x00000080)  /* R/W */
 422 //#define       INT_EN_RXDF_EN_                 (0x00000040)  /* R/W */
 423 #define INT_EN_RDFO_EN_                 (0x00000040)  /* R/W */
 424 #define INT_EN_RDFL_EN_                 (0x00000020)  /* R/W */
 425 #define INT_EN_RSFF_EN_                 (0x00000010)  /* R/W */
 426 #define INT_EN_RSFL_EN_                 (0x00000008)  /* R/W */
 427 #define INT_EN_GPIO2_INT_               (0x00000004)  /* R/W */
 428 #define INT_EN_GPIO1_INT_               (0x00000002)  /* R/W */
 429 #define INT_EN_GPIO0_INT_               (0x00000001)  /* R/W */
 430
 431 #define BYTE_TEST               (0x64)
 432 #define FIFO_INT                (0x68)
 433 #define FIFO_INT_TX_AVAIL_LEVEL_        (0xFF000000)  /* R/W */
 434 #define FIFO_INT_TX_STS_LEVEL_          (0x00FF0000)  /* R/W */
 435 #define FIFO_INT_RX_AVAIL_LEVEL_        (0x0000FF00)  /* R/W */
 436 #define FIFO_INT_RX_STS_LEVEL_          (0x000000FF)  /* R/W */
 437
 438 #define RX_CFG                  (0x6C)
 439 #define RX_CFG_RX_END_ALGN_             (0xC0000000)  /* R/W */
 440 #define         RX_CFG_RX_END_ALGN4_            (0x00000000)  /* R/W */
 441 #define         RX_CFG_RX_END_ALGN16_           (0x40000000)  /* R/W */
 442 #define         RX_CFG_RX_END_ALGN32_           (0x80000000)  /* R/W */
 443 #define RX_CFG_RX_DMA_CNT_              (0x0FFF0000)  /* R/W */
 444 #define RX_CFG_RX_DUMP_                 (0x00008000)  /* R/W */
 445 #define RX_CFG_RXDOFF_                  (0x00001F00)  /* R/W */
 446 //#define       RX_CFG_RXBAD_                   (0x00000001)  /* R/W */
 447
 448 #define TX_CFG                  (0x70)
 449 //#define       TX_CFG_TX_DMA_LVL_              (0xE0000000)     /* R/W */
 450 //#define       TX_CFG_TX_DMA_CNT_              (0x0FFF0000)     /* R/W Self Clearing */
 451 #define TX_CFG_TXS_DUMP_                (0x00008000)  /* Self Clearing */
 452 #define TX_CFG_TXD_DUMP_                (0x00004000)  /* Self Clearing */
 453 #define TX_CFG_TXSAO_                   (0x00000004)  /* R/W */
 454 #define TX_CFG_TX_ON_                   (0x00000002)  /* R/W */
 455 #define TX_CFG_STOP_TX_                 (0x00000001)  /* Self Clearing */
 456
 457 #define HW_CFG                  (0x74)
 458 #define HW_CFG_TTM_                     (0x00200000)  /* R/W */
 459 #define HW_CFG_SF_                      (0x00100000)  /* R/W */
 460 #define HW_CFG_TX_FIF_SZ_               (0x000F0000)  /* R/W */
 461 #define HW_CFG_TR_                      (0x00003000)  /* R/W */
 462 #define HW_CFG_PHY_CLK_SEL_             (0x00000060)  /* R/W */
 463 #define          HW_CFG_PHY_CLK_SEL_INT_PHY_    (0x00000000) /* R/W */
 464 #define          HW_CFG_PHY_CLK_SEL_EXT_PHY_    (0x00000020) /* R/W */
 465 #define          HW_CFG_PHY_CLK_SEL_CLK_DIS_    (0x00000040) /* R/W */
 466 #define HW_CFG_SMI_SEL_                 (0x00000010)  /* R/W */
 467 #define HW_CFG_EXT_PHY_DET_             (0x00000008)  /* RO */
 468 #define HW_CFG_EXT_PHY_EN_              (0x00000004)  /* R/W */
 469 #define HW_CFG_32_16_BIT_MODE_          (0x00000004)  /* RO */
 470 #define HW_CFG_SRST_TO_                 (0x00000002)  /* RO */
 471 #define HW_CFG_SRST_                    (0x00000001)  /* Self Clearing */
 472
 473 #define RX_DP_CTRL              (0x78)
 474 #define RX_DP_CTRL_RX_FFWD_             (0x80000000)  /* R/W */
 475 #define RX_DP_CTRL_FFWD_BUSY_           (0x80000000)  /* RO */
 476
 477 #define RX_FIFO_INF             (0x7C)
 478 #define  RX_FIFO_INF_RXSUSED_           (0x00FF0000)  /* RO */
 479 #define  RX_FIFO_INF_RXDUSED_           (0x0000FFFF)  /* RO */
 480
 481 #define TX_FIFO_INF             (0x80)
 482 #define TX_FIFO_INF_TSUSED_             (0x00FF0000)  /* RO */
 483 #define TX_FIFO_INF_TDFREE_             (0x0000FFFF)  /* RO */
 484
 485 #define PMT_CTRL                (0x84)
 486 #define PMT_CTRL_PM_MODE_               (0x00003000)  /* Self Clearing */
 487 #define PMT_CTRL_PHY_RST_               (0x00000400)  /* Self Clearing */
 488 #define PMT_CTRL_WOL_EN_                (0x00000200)  /* R/W */
 489 #define PMT_CTRL_ED_EN_                 (0x00000100)  /* R/W */
 490 #define PMT_CTRL_PME_TYPE_              (0x00000040)  /* R/W Not Affected by SW Reset */
 491 #define PMT_CTRL_WUPS_                  (0x00000030)  /* R/WC */
 492 #define         PMT_CTRL_WUPS_NOWAKE_           (0x00000000)  /* R/WC */
 493 #define         PMT_CTRL_WUPS_ED_               (0x00000010)  /* R/WC */
 494 #define         PMT_CTRL_WUPS_WOL_              (0x00000020)  /* R/WC */
 495 #define         PMT_CTRL_WUPS_MULTI_            (0x00000030)  /* R/WC */
 496 #define PMT_CTRL_PME_IND_               (0x00000008)  /* R/W */
 497 #define PMT_CTRL_PME_POL_               (0x00000004)  /* R/W */
 498 #define PMT_CTRL_PME_EN_                (0x00000002)  /* R/W Not Affected by SW Reset */
 499 #define PMT_CTRL_READY_                 (0x00000001)  /* RO */
 500
 501 #define GPIO_CFG                (0x88)
 502 #define GPIO_CFG_LED3_EN_               (0x40000000)  /* R/W */
 503 #define GPIO_CFG_LED2_EN_               (0x20000000)  /* R/W */
 504 #define GPIO_CFG_LED1_EN_               (0x10000000)  /* R/W */
 505 #define GPIO_CFG_GPIO2_INT_POL_         (0x04000000)  /* R/W */
 506 #define GPIO_CFG_GPIO1_INT_POL_         (0x02000000)  /* R/W */
 507 #define GPIO_CFG_GPIO0_INT_POL_         (0x01000000)  /* R/W */
 508 #define GPIO_CFG_EEPR_EN_               (0x00700000)  /* R/W */
 509 #define GPIO_CFG_GPIOBUF2_              (0x00040000)  /* R/W */
 510 #define GPIO_CFG_GPIOBUF1_              (0x00020000)  /* R/W */
 511 #define GPIO_CFG_GPIOBUF0_              (0x00010000)  /* R/W */
 512 #define GPIO_CFG_GPIODIR2_              (0x00000400)  /* R/W */
 513 #define GPIO_CFG_GPIODIR1_              (0x00000200)  /* R/W */
 514 #define GPIO_CFG_GPIODIR0_              (0x00000100)  /* R/W */
 515 #define GPIO_CFG_GPIOD4_                (0x00000010)  /* R/W */
 516 #define GPIO_CFG_GPIOD3_                (0x00000008)  /* R/W */
 517 #define GPIO_CFG_GPIOD2_                (0x00000004)  /* R/W */
 518 #define GPIO_CFG_GPIOD1_                (0x00000002)  /* R/W */
 519 #define GPIO_CFG_GPIOD0_                (0x00000001)  /* R/W */
 520
 521 #define GPT_CFG                 (0x8C)
 522 #define GPT_CFG_TIMER_EN_               (0x20000000)  /* R/W */
 523 #define GPT_CFG_GPT_LOAD_               (0x0000FFFF)  /* R/W */
 524
 525 #define GPT_CNT                 (0x90)
 526 #define GPT_CNT_GPT_CNT_                (0x0000FFFF)  /* RO */
 527
 528 #define ENDIAN                  (0x98)
 529 #define FREE_RUN                (0x9C)
 530 #define RX_DROP                 (0xA0)
 531 #define MAC_CSR_CMD             (0xA4)
 532 #define  MAC_CSR_CMD_CSR_BUSY_          (0x80000000)  /* Self Clearing */
 533 #define  MAC_CSR_CMD_R_NOT_W_           (0x40000000)  /* R/W */
 534 #define  MAC_CSR_CMD_CSR_ADDR_          (0x000000FF)  /* R/W */
 535
 536 #define MAC_CSR_DATA            (0xA8)
 537 #define AFC_CFG                 (0xAC)
 538 #define         AFC_CFG_AFC_HI_                 (0x00FF0000)  /* R/W */
 539 #define         AFC_CFG_AFC_LO_                 (0x0000FF00)  /* R/W */
 540 #define         AFC_CFG_BACK_DUR_               (0x000000F0)  /* R/W */
 541 #define         AFC_CFG_FCMULT_                 (0x00000008)  /* R/W */
 542 #define         AFC_CFG_FCBRD_                  (0x00000004)  /* R/W */
 543 #define         AFC_CFG_FCADD_                  (0x00000002)  /* R/W */
 544 #define         AFC_CFG_FCANY_                  (0x00000001)  /* R/W */
 545
 546 #define E2P_CMD                 (0xB0)
 547 #define E2P_CMD_EPC_BUSY_               (0x80000000)  /* Self Clearing */
 548 #define E2P_CMD_EPC_CMD_                        (0x70000000)  /* R/W */
 549 #define         E2P_CMD_EPC_CMD_READ_           (0x00000000)  /* R/W */
 550 #define         E2P_CMD_EPC_CMD_EWDS_           (0x10000000)  /* R/W */
 551 #define         E2P_CMD_EPC_CMD_EWEN_           (0x20000000)  /* R/W */
 552 #define         E2P_CMD_EPC_CMD_WRITE_          (0x30000000)  /* R/W */
 553 #define         E2P_CMD_EPC_CMD_WRAL_           (0x40000000)  /* R/W */
 554 #define         E2P_CMD_EPC_CMD_ERASE_          (0x50000000)  /* R/W */
 555 #define         E2P_CMD_EPC_CMD_ERAL_           (0x60000000)  /* R/W */
 556 #define         E2P_CMD_EPC_CMD_RELOAD_         (0x70000000)  /* R/W */
 557 #define E2P_CMD_EPC_TIMEOUT_            (0x00000200)  /* RO */
 558 #define E2P_CMD_MAC_ADDR_LOADED_        (0x00000100)  /* RO */
 559 #define E2P_CMD_EPC_ADDR_               (0x000000FF)  /* R/W */
 560
 561 #define E2P_DATA                (0xB4)
 562 #define E2P_DATA_EEPROM_DATA_           (0x000000FF)  /* R/W */
 563 /* end of LAN register offsets and bit definitions */
 564
 565 /*
 566  ****************************************************************************
 567  ****************************************************************************
 568  * MAC Control and Status Register (Indirect Address)
 569  * Offset (through the MAC_CSR CMD and DATA port)
 570  ****************************************************************************
 571  ****************************************************************************
 572  *
 573  */
 574 #define MAC_CR                  (0x01)  /* R/W */
 575
 576 /* MAC_CR - MAC Control Register */
 577 #define MAC_CR_RXALL_                   (0x80000000)
 578 // TODO: delete this bit? It is not described in the data sheet.
 579 #define MAC_CR_HBDIS_                   (0x10000000)
 580 #define MAC_CR_RCVOWN_                  (0x00800000)
 581 #define MAC_CR_LOOPBK_                  (0x00200000)
 582 #define MAC_CR_FDPX_                    (0x00100000)
 583 #define MAC_CR_MCPAS_                   (0x00080000)
 584 #define MAC_CR_PRMS_                    (0x00040000)
 585 #define MAC_CR_INVFILT_                 (0x00020000)
 586 #define MAC_CR_PASSBAD_                 (0x00010000)
 587 #define MAC_CR_HFILT_                   (0x00008000)
 588 #define MAC_CR_HPFILT_                  (0x00002000)
 589 #define MAC_CR_LCOLL_                   (0x00001000)
 590 #define MAC_CR_BCAST_                   (0x00000800)
 591 #define MAC_CR_DISRTY_                  (0x00000400)
 592 #define MAC_CR_PADSTR_                  (0x00000100)
 593 #define MAC_CR_BOLMT_MASK_              (0x000000C0)
 594 #define MAC_CR_DFCHK_                   (0x00000020)
 595 #define MAC_CR_TXEN_                    (0x00000008)
 596 #define MAC_CR_RXEN_                    (0x00000004)
 597
 598 #define ADDRH                   (0x02)    /* R/W mask 0x0000FFFFUL */
 599 #define ADDRL                   (0x03)    /* R/W mask 0xFFFFFFFFUL */
 600 #define HASHH                   (0x04)    /* R/W */
 601 #define HASHL                   (0x05)    /* R/W */
 602
 603 #define MII_ACC                 (0x06)    /* R/W */
 604 #define MII_ACC_PHY_ADDR_               (0x0000F800)
 605 #define MII_ACC_MIIRINDA_               (0x000007C0)
 606 #define MII_ACC_MII_WRITE_              (0x00000002)
 607 #define MII_ACC_MII_BUSY_               (0x00000001)
 608
 609 #define MII_DATA                (0x07)    /* R/W mask 0x0000FFFFUL */
 610
 611 #define FLOW                    (0x08)    /* R/W */
 612 #define FLOW_FCPT_                      (0xFFFF0000)
 613 #define FLOW_FCPASS_                    (0x00000004)
 614 #define FLOW_FCEN_                      (0x00000002)
 615 #define FLOW_FCBSY_                     (0x00000001)
 616
 617 #define VLAN1                   (0x09)    /* R/W mask 0x0000FFFFUL */
 618 #define VLAN1_VTI1_                     (0x0000ffff)
 619
 620 #define VLAN2                   (0x0A)    /* R/W mask 0x0000FFFFUL */
 621 #define VLAN2_VTI2_                     (0x0000ffff)
 622
 623 #define WUFF                    (0x0B)    /* WO */
 624
 625 #define WUCSR                   (0x0C)    /* R/W */
 626 #define WUCSR_GUE_                      (0x00000200)
 627 #define WUCSR_WUFR_                     (0x00000040)
 628 #define WUCSR_MPR_                      (0x00000020)
 629 #define WUCSR_WAKE_EN_                  (0x00000004)
 630 #define WUCSR_MPEN_                     (0x00000002)
 631
 632 /*
 633  ****************************************************************************
 634  * Chip Specific MII Defines
 635  ****************************************************************************
 636  *
 637  * Phy register offsets and bit definitions
 638  *
 639  */
 640
 641 #define PHY_MODE_CTRL_STS       ((u32)17)       /* Mode Control/Status Register */
 642 //#define MODE_CTRL_STS_FASTRIP_          ((u16)0x4000)
 643 #define MODE_CTRL_STS_EDPWRDOWN_         ((u16)0x2000)
 644 //#define MODE_CTRL_STS_LOWSQEN_           ((u16)0x0800)
 645 //#define MODE_CTRL_STS_MDPREBP_           ((u16)0x0400)
 646 //#define MODE_CTRL_STS_FARLOOPBACK_  ((u16)0x0200)
 647 //#define MODE_CTRL_STS_FASTEST_           ((u16)0x0100)
 648 //#define MODE_CTRL_STS_REFCLKEN_          ((u16)0x0010)
 649 //#define MODE_CTRL_STS_PHYADBP_           ((u16)0x0008)
 650 //#define MODE_CTRL_STS_FORCE_G_LINK_ ((u16)0x0004)
 651 #define MODE_CTRL_STS_ENERGYON_         ((u16)0x0002)
 652
 653 #define PHY_INT_SRC                     ((u32)29)
 654 #define PHY_INT_SRC_ENERGY_ON_                  ((u16)0x0080)
 655 #define PHY_INT_SRC_ANEG_COMP_                  ((u16)0x0040)
 656 #define PHY_INT_SRC_REMOTE_FAULT_               ((u16)0x0020)
 657 #define PHY_INT_SRC_LINK_DOWN_                  ((u16)0x0010)
 658 #define PHY_INT_SRC_ANEG_LP_ACK_                ((u16)0x0008)
 659 #define PHY_INT_SRC_PAR_DET_FAULT_              ((u16)0x0004)
 660 #define PHY_INT_SRC_ANEG_PGRX_                  ((u16)0x0002)
 661
 662 #define PHY_INT_MASK                    ((u32)30)
 663 #define PHY_INT_MASK_ENERGY_ON_                 ((u16)0x0080)
 664 #define PHY_INT_MASK_ANEG_COMP_                 ((u16)0x0040)
 665 #define PHY_INT_MASK_REMOTE_FAULT_              ((u16)0x0020)
 666 #define PHY_INT_MASK_LINK_DOWN_                 ((u16)0x0010)
 667 #define PHY_INT_MASK_ANEG_LP_ACK_               ((u16)0x0008)
 668 #define PHY_INT_MASK_PAR_DET_FAULT_             ((u16)0x0004)
 669 #define PHY_INT_MASK_ANEG_PGRX_                 ((u16)0x0002)
 670
 671 #define PHY_SPECIAL                     ((u32)31)
 672 #define PHY_SPECIAL_ANEG_DONE_                  ((u16)0x1000)
 673 #define PHY_SPECIAL_RES_                        ((u16)0x0040)
 674 #define PHY_SPECIAL_RES_MASK_                   ((u16)0x0FE1)
 675 #define PHY_SPECIAL_SPD_                        ((u16)0x001C)
 676 #define PHY_SPECIAL_SPD_10HALF_                 ((u16)0x0004)
 677 #define PHY_SPECIAL_SPD_10FULL_                 ((u16)0x0014)
 678 #define PHY_SPECIAL_SPD_100HALF_                ((u16)0x0008)
 679 #define PHY_SPECIAL_SPD_100FULL_                ((u16)0x0018)
 680
 681 #define LAN911X_INTERNAL_PHY_ID         (0x0007C000)
 682
 683 /* Chip ID values */
 684 #define CHIP_9115       0x0115
 685 #define CHIP_9116       0x0116
 686 #define CHIP_9117       0x0117
 687 #define CHIP_9118       0x0118
 688 #define CHIP_9211       0x9211
 689 #define CHIP_9215       0x115A
 690 #define CHIP_9217       0x117A
 691 #define CHIP_9218       0x118A
 692
 693 struct chip_id {
 694         u16 id;
 695         char *name;
 696 };
 697
 698 static const struct chip_id chip_ids[] =  {
 699         { CHIP_9115, "LAN9115" },
 700         { CHIP_9116, "LAN9116" },
 701         { CHIP_9117, "LAN9117" },
 702         { CHIP_9118, "LAN9118" },
 703         { CHIP_9211, "LAN9211" },
 704         { CHIP_9215, "LAN9215" },
 705         { CHIP_9217, "LAN9217" },
 706         { CHIP_9218, "LAN9218" },
 707         { 0, NULL },
 708 };
 709
 710 #define IS_REV_A(x)     ((x & 0xFFFF)==0)
 711
 712 /*
 713  * Macros to abstract register access according to the data bus
 714  * capabilities.  Please use those and not the in/out primitives.
 715  */
 716 /* FIFO read/write macros */
 717 #define SMC_PUSH_DATA(lp, p, l) SMC_outsl( lp, TX_DATA_FIFO, p, (l) >> 2 )
 718 #define SMC_PULL_DATA(lp, p, l) SMC_insl ( lp, RX_DATA_FIFO, p, (l) >> 2 )
 719 #define SMC_SET_TX_FIFO(lp, x)  SMC_outl( x, lp, TX_DATA_FIFO )
 720 #define SMC_GET_RX_FIFO(lp)     SMC_inl( lp, RX_DATA_FIFO )
 721
 722
 723 /* I/O mapped register read/write macros */
 724 #define SMC_GET_TX_STS_FIFO(lp)         SMC_inl( lp, TX_STATUS_FIFO )
 725 #define SMC_GET_RX_STS_FIFO(lp)         SMC_inl( lp, RX_STATUS_FIFO )
 726 #define SMC_GET_RX_STS_FIFO_PEEK(lp)    SMC_inl( lp, RX_STATUS_FIFO_PEEK )
 727 #define SMC_GET_PN(lp)                  (SMC_inl( lp, ID_REV ) >> 16)
 728 #define SMC_GET_REV(lp)                 (SMC_inl( lp, ID_REV ) & 0xFFFF)
 729 #define SMC_GET_IRQ_CFG(lp)             SMC_inl( lp, INT_CFG )
 730 #define SMC_SET_IRQ_CFG(lp, x)          SMC_outl( x, lp, INT_CFG )
 731 #define SMC_GET_INT(lp)                 SMC_inl( lp, INT_STS )
 732 #define SMC_ACK_INT(lp, x)                      SMC_outl( x, lp, INT_STS )
 733 #define SMC_GET_INT_EN(lp)              SMC_inl( lp, INT_EN )
 734 #define SMC_SET_INT_EN(lp, x)           SMC_outl( x, lp, INT_EN )
 735 #define SMC_GET_BYTE_TEST(lp)           SMC_inl( lp, BYTE_TEST )
 736 #define SMC_SET_BYTE_TEST(lp, x)                SMC_outl( x, lp, BYTE_TEST )
 737 #define SMC_GET_FIFO_INT(lp)            SMC_inl( lp, FIFO_INT )
 738 #define SMC_SET_FIFO_INT(lp, x)         SMC_outl( x, lp, FIFO_INT )
 739 #define SMC_SET_FIFO_TDA(lp, x)                                 \
 740         do {                                                    \
 741                 unsigned long __flags;                          \
 742                 int __mask;                                     \
 743                 local_irq_save(__flags);                        \
 744                 __mask = SMC_GET_FIFO_INT((lp)) & ~(0xFF<<24);  \
 745                 SMC_SET_FIFO_INT( (lp), __mask | (x)<<24 );     \
 746                 local_irq_restore(__flags);                     \
 747         } while (0)
 748 #define SMC_SET_FIFO_TSL(lp, x)                                 \
 749         do {                                                    \
 750                 unsigned long __flags;                          \
 751                 int __mask;                                     \
 752                 local_irq_save(__flags);                        \
 753                 __mask = SMC_GET_FIFO_INT((lp)) & ~(0xFF<<16);  \
 754                 SMC_SET_FIFO_INT( (lp), __mask | (((x) & 0xFF)<<16));   \
 755                 local_irq_restore(__flags);                     \
 756         } while (0)
 757 #define SMC_SET_FIFO_RSA(lp, x)                                 \
 758         do {                                                    \
 759                 unsigned long __flags;                          \
 760                 int __mask;                                     \
 761                 local_irq_save(__flags);                        \
 762                 __mask = SMC_GET_FIFO_INT((lp)) & ~(0xFF<<8);   \
 763                 SMC_SET_FIFO_INT( (lp), __mask | (((x) & 0xFF)<<8));    \
 764                 local_irq_restore(__flags);                     \
 765         } while (0)
 766 #define SMC_SET_FIFO_RSL(lp, x)                                 \
 767         do {                                                    \
 768                 unsigned long __flags;                          \
 769                 int __mask;                                     \
 770                 local_irq_save(__flags);                        \
 771                 __mask = SMC_GET_FIFO_INT((lp)) & ~0xFF;        \
 772                 SMC_SET_FIFO_INT( (lp),__mask | ((x) & 0xFF));  \
 773                 local_irq_restore(__flags);                     \
 774         } while (0)
 775 #define SMC_GET_RX_CFG(lp)              SMC_inl( lp, RX_CFG )
 776 #define SMC_SET_RX_CFG(lp, x)           SMC_outl( x, lp, RX_CFG )
 777 #define SMC_GET_TX_CFG(lp)              SMC_inl( lp, TX_CFG )
 778 #define SMC_SET_TX_CFG(lp, x)           SMC_outl( x, lp, TX_CFG )
 779 #define SMC_GET_HW_CFG(lp)              SMC_inl( lp, HW_CFG )
 780 #define SMC_SET_HW_CFG(lp, x)           SMC_outl( x, lp, HW_CFG )
 781 #define SMC_GET_RX_DP_CTRL(lp)          SMC_inl( lp, RX_DP_CTRL )
 782 #define SMC_SET_RX_DP_CTRL(lp, x)               SMC_outl( x, lp, RX_DP_CTRL )
 783 #define SMC_GET_PMT_CTRL(lp)            SMC_inl( lp, PMT_CTRL )
 784 #define SMC_SET_PMT_CTRL(lp, x)         SMC_outl( x, lp, PMT_CTRL )
 785 #define SMC_GET_GPIO_CFG(lp)            SMC_inl( lp, GPIO_CFG )
 786 #define SMC_SET_GPIO_CFG(lp, x)         SMC_outl( x, lp, GPIO_CFG )
 787 #define SMC_GET_RX_FIFO_INF(lp)         SMC_inl( lp, RX_FIFO_INF )
 788 #define SMC_SET_RX_FIFO_INF(lp, x)              SMC_outl( x, lp, RX_FIFO_INF )
 789 #define SMC_GET_TX_FIFO_INF(lp)         SMC_inl( lp, TX_FIFO_INF )
 790 #define SMC_SET_TX_FIFO_INF(lp, x)              SMC_outl( x, lp, TX_FIFO_INF )
 791 #define SMC_GET_GPT_CFG(lp)             SMC_inl( lp, GPT_CFG )
 792 #define SMC_SET_GPT_CFG(lp, x)          SMC_outl( x, lp, GPT_CFG )
 793 #define SMC_GET_RX_DROP(lp)             SMC_inl( lp, RX_DROP )
 794 #define SMC_SET_RX_DROP(lp, x)          SMC_outl( x, lp, RX_DROP )
 795 #define SMC_GET_MAC_CMD(lp)             SMC_inl( lp, MAC_CSR_CMD )
 796 #define SMC_SET_MAC_CMD(lp, x)          SMC_outl( x, lp, MAC_CSR_CMD )
 797 #define SMC_GET_MAC_DATA(lp)            SMC_inl( lp, MAC_CSR_DATA )
 798 #define SMC_SET_MAC_DATA(lp, x)         SMC_outl( x, lp, MAC_CSR_DATA )
 799 #define SMC_GET_AFC_CFG(lp)             SMC_inl( lp, AFC_CFG )
 800 #define SMC_SET_AFC_CFG(lp, x)          SMC_outl( x, lp, AFC_CFG )
 801 #define SMC_GET_E2P_CMD(lp)             SMC_inl( lp, E2P_CMD )
 802 #define SMC_SET_E2P_CMD(lp, x)          SMC_outl( x, lp, E2P_CMD )
 803 #define SMC_GET_E2P_DATA(lp)            SMC_inl( lp, E2P_DATA )
 804 #define SMC_SET_E2P_DATA(lp, x)         SMC_outl( x, lp, E2P_DATA )
 805
 806 /* MAC register read/write macros */
 807 #define SMC_GET_MAC_CSR(lp,a,v)                                         \
 808         do {                                                            \
 809                 while (SMC_GET_MAC_CMD((lp)) & MAC_CSR_CMD_CSR_BUSY_);  \
 810                 SMC_SET_MAC_CMD((lp),MAC_CSR_CMD_CSR_BUSY_ |            \
 811                         MAC_CSR_CMD_R_NOT_W_ | (a) );                   \
 812                 while (SMC_GET_MAC_CMD((lp)) & MAC_CSR_CMD_CSR_BUSY_);  \
 813                 v = SMC_GET_MAC_DATA((lp));                             \
 814         } while (0)
 815 #define SMC_SET_MAC_CSR(lp,a,v)                                         \
 816         do {                                                            \
 817                 while (SMC_GET_MAC_CMD((lp)) & MAC_CSR_CMD_CSR_BUSY_);  \
 818                 SMC_SET_MAC_DATA((lp), v);                              \
 819                 SMC_SET_MAC_CMD((lp), MAC_CSR_CMD_CSR_BUSY_ | (a) );    \
 820                 while (SMC_GET_MAC_CMD((lp)) & MAC_CSR_CMD_CSR_BUSY_);  \
 821         } while (0)
 822 #define SMC_GET_MAC_CR(lp, x)   SMC_GET_MAC_CSR( (lp), MAC_CR, x )
 823 #define SMC_SET_MAC_CR(lp, x)   SMC_SET_MAC_CSR( (lp), MAC_CR, x )
 824 #define SMC_GET_ADDRH(lp, x)    SMC_GET_MAC_CSR( (lp), ADDRH, x )
 825 #define SMC_SET_ADDRH(lp, x)    SMC_SET_MAC_CSR( (lp), ADDRH, x )
 826 #define SMC_GET_ADDRL(lp, x)    SMC_GET_MAC_CSR( (lp), ADDRL, x )
 827 #define SMC_SET_ADDRL(lp, x)    SMC_SET_MAC_CSR( (lp), ADDRL, x )
 828 #define SMC_GET_HASHH(lp, x)    SMC_GET_MAC_CSR( (lp), HASHH, x )
 829 #define SMC_SET_HASHH(lp, x)    SMC_SET_MAC_CSR( (lp), HASHH, x )
 830 #define SMC_GET_HASHL(lp, x)    SMC_GET_MAC_CSR( (lp), HASHL, x )
 831 #define SMC_SET_HASHL(lp, x)    SMC_SET_MAC_CSR( (lp), HASHL, x )
 832 #define SMC_GET_MII_ACC(lp, x)  SMC_GET_MAC_CSR( (lp), MII_ACC, x )
 833 #define SMC_SET_MII_ACC(lp, x)  SMC_SET_MAC_CSR( (lp), MII_ACC, x )
 834 #define SMC_GET_MII_DATA(lp, x) SMC_GET_MAC_CSR( (lp), MII_DATA, x )
 835 #define SMC_SET_MII_DATA(lp, x) SMC_SET_MAC_CSR( (lp), MII_DATA, x )
 836 #define SMC_GET_FLOW(lp, x)             SMC_GET_MAC_CSR( (lp), FLOW, x )
 837 #define SMC_SET_FLOW(lp, x)             SMC_SET_MAC_CSR( (lp), FLOW, x )
 838 #define SMC_GET_VLAN1(lp, x)    SMC_GET_MAC_CSR( (lp), VLAN1, x )
 839 #define SMC_SET_VLAN1(lp, x)    SMC_SET_MAC_CSR( (lp), VLAN1, x )
 840 #define SMC_GET_VLAN2(lp, x)    SMC_GET_MAC_CSR( (lp), VLAN2, x )
 841 #define SMC_SET_VLAN2(lp, x)    SMC_SET_MAC_CSR( (lp), VLAN2, x )
 842 #define SMC_SET_WUFF(lp, x)             SMC_SET_MAC_CSR( (lp), WUFF, x )
 843 #define SMC_GET_WUCSR(lp, x)    SMC_GET_MAC_CSR( (lp), WUCSR, x )
 844 #define SMC_SET_WUCSR(lp, x)    SMC_SET_MAC_CSR( (lp), WUCSR, x )
 845
 846 /* PHY register read/write macros */
 847 #define SMC_GET_MII(lp,a,phy,v)                                 \
 848         do {                                                    \
 849                 u32 __v;                                        \
 850                 do {                                            \
 851                         SMC_GET_MII_ACC((lp), __v);                     \
 852                 } while ( __v & MII_ACC_MII_BUSY_ );            \
 853                 SMC_SET_MII_ACC( (lp), ((phy)<<11) | ((a)<<6) | \
 854                         MII_ACC_MII_BUSY_);                     \
 855                 do {                                            \
 856                         SMC_GET_MII_ACC( (lp), __v);                    \
 857                 } while ( __v & MII_ACC_MII_BUSY_ );            \
 858                 SMC_GET_MII_DATA((lp), v);                              \
 859         } while (0)
 860 #define SMC_SET_MII(lp,a,phy,v)                                 \
 861         do {                                                    \
 862                 u32 __v;                                        \
 863                 do {                                            \
 864                         SMC_GET_MII_ACC((lp), __v);                     \
 865                 } while ( __v & MII_ACC_MII_BUSY_ );            \
 866                 SMC_SET_MII_DATA((lp), v);                              \
 867                 SMC_SET_MII_ACC( (lp), ((phy)<<11) | ((a)<<6) | \
 868                         MII_ACC_MII_BUSY_        |              \
 869                         MII_ACC_MII_WRITE_  );                  \
 870                 do {                                            \
 871                         SMC_GET_MII_ACC((lp), __v);                     \
 872                 } while ( __v & MII_ACC_MII_BUSY_ );            \
 873         } while (0)
 874 #define SMC_GET_PHY_BMCR(lp,phy,x)              SMC_GET_MII( (lp), MII_BMCR, phy, x )
 875 #define SMC_SET_PHY_BMCR(lp,phy,x)              SMC_SET_MII( (lp), MII_BMCR, phy, x )
 876 #define SMC_GET_PHY_BMSR(lp,phy,x)              SMC_GET_MII( (lp), MII_BMSR, phy, x )
 877 #define SMC_GET_PHY_ID1(lp,phy,x)               SMC_GET_MII( (lp), MII_PHYSID1, phy, x )
 878 #define SMC_GET_PHY_ID2(lp,phy,x)               SMC_GET_MII( (lp), MII_PHYSID2, phy, x )
 879 #define SMC_GET_PHY_MII_ADV(lp,phy,x)   SMC_GET_MII( (lp), MII_ADVERTISE, phy, x )
 880 #define SMC_SET_PHY_MII_ADV(lp,phy,x)   SMC_SET_MII( (lp), MII_ADVERTISE, phy, x )
 881 #define SMC_GET_PHY_MII_LPA(lp,phy,x)   SMC_GET_MII( (lp), MII_LPA, phy, x )
 882 #define SMC_SET_PHY_MII_LPA(lp,phy,x)   SMC_SET_MII( (lp), MII_LPA, phy, x )
 883 #define SMC_GET_PHY_CTRL_STS(lp,phy,x)  SMC_GET_MII( (lp), PHY_MODE_CTRL_STS, phy, x )
 884 #define SMC_SET_PHY_CTRL_STS(lp,phy,x)  SMC_SET_MII( (lp), PHY_MODE_CTRL_STS, phy, x )
 885 #define SMC_GET_PHY_INT_SRC(lp,phy,x)   SMC_GET_MII( (lp), PHY_INT_SRC, phy, x )
 886 #define SMC_SET_PHY_INT_SRC(lp,phy,x)   SMC_SET_MII( (lp), PHY_INT_SRC, phy, x )
 887 #define SMC_GET_PHY_INT_MASK(lp,phy,x)  SMC_GET_MII( (lp), PHY_INT_MASK, phy, x )
 888 #define SMC_SET_PHY_INT_MASK(lp,phy,x)  SMC_SET_MII( (lp), PHY_INT_MASK, phy, x )
 889 #define SMC_GET_PHY_SPECIAL(lp,phy,x)   SMC_GET_MII( (lp), PHY_SPECIAL, phy, x )
 890
 891
 892
 893 /* Misc read/write macros */
 894
 895 #ifndef SMC_GET_MAC_ADDR
 896 #define SMC_GET_MAC_ADDR(lp, addr)                              \
 897         do {                                                    \
 898                 unsigned int __v;                               \
 899                                                                 \
 900                 SMC_GET_MAC_CSR((lp), ADDRL, __v);                      \
 901                 addr[0] = __v; addr[1] = __v >> 8;              \
 902                 addr[2] = __v >> 16; addr[3] = __v >> 24;       \
 903                 SMC_GET_MAC_CSR((lp), ADDRH, __v);                      \
 904                 addr[4] = __v; addr[5] = __v >> 8;              \
 905         } while (0)
 906 #endif
 907
 908 #define SMC_SET_MAC_ADDR(lp, addr)                              \
 909         do {                                                    \
 910                  SMC_SET_MAC_CSR((lp), ADDRL,                           \
 911                                  addr[0] |                      \
 912                                 (addr[1] << 8) |                \
 913                                 (addr[2] << 16) |               \
 914                                 (addr[3] << 24));               \
 915                  SMC_SET_MAC_CSR((lp), ADDRH, addr[4]|(addr[5] << 8));\
 916         } while (0)
 917
 918
 919 #define SMC_WRITE_EEPROM_CMD(lp, cmd, addr)                             \
 920         do {                                                            \
 921                 while (SMC_GET_E2P_CMD((lp)) & MAC_CSR_CMD_CSR_BUSY_);  \
 922                 SMC_SET_MAC_CMD((lp), MAC_CSR_CMD_R_NOT_W_ | a );               \
 923                 while (SMC_GET_MAC_CMD((lp)) & MAC_CSR_CMD_CSR_BUSY_);  \
 924         } while (0)
 925
 926 #endif   /* _SMC911X_H_ */