git.oblomov.eu Git - linux-2.6/blob - arch/arm/mach-integrator/integrator_ap.c

   1 /*
   2  *  linux/arch/arm/mach-integrator/integrator_ap.c
   3  *
   4  *  Copyright (C) 2000-2003 Deep Blue Solutions Ltd
   5  *
   6  * This program is free software; you can redistribute it and/or modify
   7  * it under the terms of the GNU General Public License as published by
   8  * the Free Software Foundation; either version 2 of the License, or
   9  * (at your option) any later version.
  10  *
  11  * This program is distributed in the hope that it will be useful,
  12  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14  * GNU General Public License for more details.
  15  *
  16  * You should have received a copy of the GNU General Public License
  17  * along with this program; if not, write to the Free Software
  18  * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
  19  */
  20 #include <linux/types.h>
  21 #include <linux/kernel.h>
  22 #include <linux/init.h>
  23 #include <linux/list.h>
  24 #include <linux/platform_device.h>
  25 #include <linux/slab.h>
  26 #include <linux/string.h>
  27 #include <linux/sysdev.h>
  28 #include <linux/amba/bus.h>
  29 #include <linux/amba/kmi.h>
  30
  31 #include <asm/hardware.h>
  32 #include <asm/io.h>
  33 #include <asm/irq.h>
  34 #include <asm/setup.h>
  35 #include <asm/param.h>          /* HZ */
  36 #include <asm/mach-types.h>
  37
  38 #include <asm/arch/lm.h>
  39
  40 #include <asm/mach/arch.h>
  41 #include <asm/mach/flash.h>
  42 #include <asm/mach/irq.h>
  43 #include <asm/mach/map.h>
  44 #include <asm/mach/time.h>
  45
  46 #include "common.h"
  47
  48 /*
  49  * All IO addresses are mapped onto VA 0xFFFx.xxxx, where x.xxxx
  50  * is the (PA >> 12).
  51  *
  52  * Setup a VA for the Integrator interrupt controller (for header #0,
  53  * just for now).
  54  */
  55 #define VA_IC_BASE      IO_ADDRESS(INTEGRATOR_IC_BASE)
  56 #define VA_SC_BASE      IO_ADDRESS(INTEGRATOR_SC_BASE)
  57 #define VA_EBI_BASE     IO_ADDRESS(INTEGRATOR_EBI_BASE)
  58 #define VA_CMIC_BASE    IO_ADDRESS(INTEGRATOR_HDR_BASE) + INTEGRATOR_HDR_IC_OFFSET
  59
  60 /*
  61  * Logical      Physical
  62  * e8000000     40000000        PCI memory              PHYS_PCI_MEM_BASE       (max 512M)
  63  * ec000000     61000000        PCI config space        PHYS_PCI_CONFIG_BASE    (max 16M)
  64  * ed000000     62000000        PCI V3 regs             PHYS_PCI_V3_BASE        (max 64k)
  65  * ee000000     60000000        PCI IO                  PHYS_PCI_IO_BASE        (max 16M)
  66  * ef000000                     Cache flush
  67  * f1000000     10000000        Core module registers
  68  * f1100000     11000000        System controller registers
  69  * f1200000     12000000        EBI registers
  70  * f1300000     13000000        Counter/Timer
  71  * f1400000     14000000        Interrupt controller
  72  * f1600000     16000000        UART 0
  73  * f1700000     17000000        UART 1
  74  * f1a00000     1a000000        Debug LEDs
  75  * f1b00000     1b000000        GPIO
  76  */
  77
  78 static struct map_desc ap_io_desc[] __initdata = {
  79         {
  80                 .virtual        = IO_ADDRESS(INTEGRATOR_HDR_BASE),
  81                 .pfn            = __phys_to_pfn(INTEGRATOR_HDR_BASE),
  82                 .length         = SZ_4K,
  83                 .type           = MT_DEVICE
  84         }, {
  85                 .virtual        = IO_ADDRESS(INTEGRATOR_SC_BASE),
  86                 .pfn            = __phys_to_pfn(INTEGRATOR_SC_BASE),
  87                 .length         = SZ_4K,
  88                 .type           = MT_DEVICE
  89         }, {
  90                 .virtual        = IO_ADDRESS(INTEGRATOR_EBI_BASE),
  91                 .pfn            = __phys_to_pfn(INTEGRATOR_EBI_BASE),
  92                 .length         = SZ_4K,
  93                 .type           = MT_DEVICE
  94         }, {
  95                 .virtual        = IO_ADDRESS(INTEGRATOR_CT_BASE),
  96                 .pfn            = __phys_to_pfn(INTEGRATOR_CT_BASE),
  97                 .length         = SZ_4K,
  98                 .type           = MT_DEVICE
  99         }, {
 100                 .virtual        = IO_ADDRESS(INTEGRATOR_IC_BASE),
 101                 .pfn            = __phys_to_pfn(INTEGRATOR_IC_BASE),
 102                 .length         = SZ_4K,
 103                 .type           = MT_DEVICE
 104         }, {
 105                 .virtual        = IO_ADDRESS(INTEGRATOR_UART0_BASE),
 106                 .pfn            = __phys_to_pfn(INTEGRATOR_UART0_BASE),
 107                 .length         = SZ_4K,
 108                 .type           = MT_DEVICE
 109         }, {
 110                 .virtual        = IO_ADDRESS(INTEGRATOR_UART1_BASE),
 111                 .pfn            = __phys_to_pfn(INTEGRATOR_UART1_BASE),
 112                 .length         = SZ_4K,
 113                 .type           = MT_DEVICE
 114         }, {
 115                 .virtual        = IO_ADDRESS(INTEGRATOR_DBG_BASE),
 116                 .pfn            = __phys_to_pfn(INTEGRATOR_DBG_BASE),
 117                 .length         = SZ_4K,
 118                 .type           = MT_DEVICE
 119         }, {
 120                 .virtual        = IO_ADDRESS(INTEGRATOR_GPIO_BASE),
 121                 .pfn            = __phys_to_pfn(INTEGRATOR_GPIO_BASE),
 122                 .length         = SZ_4K,
 123                 .type           = MT_DEVICE
 124         }, {
 125                 .virtual        = PCI_MEMORY_VADDR,
 126                 .pfn            = __phys_to_pfn(PHYS_PCI_MEM_BASE),
 127                 .length         = SZ_16M,
 128                 .type           = MT_DEVICE
 129         }, {
 130                 .virtual        = PCI_CONFIG_VADDR,
 131                 .pfn            = __phys_to_pfn(PHYS_PCI_CONFIG_BASE),
 132                 .length         = SZ_16M,
 133                 .type           = MT_DEVICE
 134         }, {
 135                 .virtual        = PCI_V3_VADDR,
 136                 .pfn            = __phys_to_pfn(PHYS_PCI_V3_BASE),
 137                 .length         = SZ_64K,
 138                 .type           = MT_DEVICE
 139         }, {
 140                 .virtual        = PCI_IO_VADDR,
 141                 .pfn            = __phys_to_pfn(PHYS_PCI_IO_BASE),
 142                 .length         = SZ_64K,
 143                 .type           = MT_DEVICE
 144         }
 145 };
 146
 147 static void __init ap_map_io(void)
 148 {
 149         iotable_init(ap_io_desc, ARRAY_SIZE(ap_io_desc));
 150 }
 151
 152 #define INTEGRATOR_SC_VALID_INT 0x003fffff
 153
 154 static void sc_mask_irq(unsigned int irq)
 155 {
 156         writel(1 << irq, VA_IC_BASE + IRQ_ENABLE_CLEAR);
 157 }
 158
 159 static void sc_unmask_irq(unsigned int irq)
 160 {
 161         writel(1 << irq, VA_IC_BASE + IRQ_ENABLE_SET);
 162 }
 163
 164 static struct irqchip sc_chip = {
 165         .ack    = sc_mask_irq,
 166         .mask   = sc_mask_irq,
 167         .unmask = sc_unmask_irq,
 168 };
 169
 170 static void __init ap_init_irq(void)
 171 {
 172         unsigned int i;
 173
 174         /* Disable all interrupts initially. */
 175         /* Do the core module ones */
 176         writel(-1, VA_CMIC_BASE + IRQ_ENABLE_CLEAR);
 177
 178         /* do the header card stuff next */
 179         writel(-1, VA_IC_BASE + IRQ_ENABLE_CLEAR);
 180         writel(-1, VA_IC_BASE + FIQ_ENABLE_CLEAR);
 181
 182         for (i = 0; i < NR_IRQS; i++) {
 183                 if (((1 << i) & INTEGRATOR_SC_VALID_INT) != 0) {
 184                         set_irq_chip(i, &sc_chip);
 185                         set_irq_handler(i, do_level_IRQ);
 186                         set_irq_flags(i, IRQF_VALID | IRQF_PROBE);
 187                 }
 188         }
 189 }
 190
 191 #ifdef CONFIG_PM
 192 static unsigned long ic_irq_enable;
 193
 194 static int irq_suspend(struct sys_device *dev, pm_message_t state)
 195 {
 196         ic_irq_enable = readl(VA_IC_BASE + IRQ_ENABLE);
 197         return 0;
 198 }
 199
 200 static int irq_resume(struct sys_device *dev)
 201 {
 202         /* disable all irq sources */
 203         writel(-1, VA_CMIC_BASE + IRQ_ENABLE_CLEAR);
 204         writel(-1, VA_IC_BASE + IRQ_ENABLE_CLEAR);
 205         writel(-1, VA_IC_BASE + FIQ_ENABLE_CLEAR);
 206
 207         writel(ic_irq_enable, VA_IC_BASE + IRQ_ENABLE_SET);
 208         return 0;
 209 }
 210 #else
 211 #define irq_suspend NULL
 212 #define irq_resume NULL
 213 #endif
 214
 215 static struct sysdev_class irq_class = {
 216         set_kset_name("irq"),
 217         .suspend        = irq_suspend,
 218         .resume         = irq_resume,
 219 };
 220
 221 static struct sys_device irq_device = {
 222         .id     = 0,
 223         .cls    = &irq_class,
 224 };
 225
 226 static int __init irq_init_sysfs(void)
 227 {
 228         int ret = sysdev_class_register(&irq_class);
 229         if (ret == 0)
 230                 ret = sysdev_register(&irq_device);
 231         return ret;
 232 }
 233
 234 device_initcall(irq_init_sysfs);
 235
 236 /*
 237  * Flash handling.
 238  */
 239 #define SC_CTRLC (VA_SC_BASE + INTEGRATOR_SC_CTRLC_OFFSET)
 240 #define SC_CTRLS (VA_SC_BASE + INTEGRATOR_SC_CTRLS_OFFSET)
 241 #define EBI_CSR1 (VA_EBI_BASE + INTEGRATOR_EBI_CSR1_OFFSET)
 242 #define EBI_LOCK (VA_EBI_BASE + INTEGRATOR_EBI_LOCK_OFFSET)
 243
 244 static int ap_flash_init(void)
 245 {
 246         u32 tmp;
 247
 248         writel(INTEGRATOR_SC_CTRL_nFLVPPEN | INTEGRATOR_SC_CTRL_nFLWP, SC_CTRLC);
 249
 250         tmp = readl(EBI_CSR1) | INTEGRATOR_EBI_WRITE_ENABLE;
 251         writel(tmp, EBI_CSR1);
 252
 253         if (!(readl(EBI_CSR1) & INTEGRATOR_EBI_WRITE_ENABLE)) {
 254                 writel(0xa05f, EBI_LOCK);
 255                 writel(tmp, EBI_CSR1);
 256                 writel(0, EBI_LOCK);
 257         }
 258         return 0;
 259 }
 260
 261 static void ap_flash_exit(void)
 262 {
 263         u32 tmp;
 264
 265         writel(INTEGRATOR_SC_CTRL_nFLVPPEN | INTEGRATOR_SC_CTRL_nFLWP, SC_CTRLC);
 266
 267         tmp = readl(EBI_CSR1) & ~INTEGRATOR_EBI_WRITE_ENABLE;
 268         writel(tmp, EBI_CSR1);
 269
 270         if (readl(EBI_CSR1) & INTEGRATOR_EBI_WRITE_ENABLE) {
 271                 writel(0xa05f, EBI_LOCK);
 272                 writel(tmp, EBI_CSR1);
 273                 writel(0, EBI_LOCK);
 274         }
 275 }
 276
 277 static void ap_flash_set_vpp(int on)
 278 {
 279         unsigned long reg = on ? SC_CTRLS : SC_CTRLC;
 280
 281         writel(INTEGRATOR_SC_CTRL_nFLVPPEN, reg);
 282 }
 283
 284 static struct flash_platform_data ap_flash_data = {
 285         .map_name       = "cfi_probe",
 286         .width          = 4,
 287         .init           = ap_flash_init,
 288         .exit           = ap_flash_exit,
 289         .set_vpp        = ap_flash_set_vpp,
 290 };
 291
 292 static struct resource cfi_flash_resource = {
 293         .start          = INTEGRATOR_FLASH_BASE,
 294         .end            = INTEGRATOR_FLASH_BASE + INTEGRATOR_FLASH_SIZE - 1,
 295         .flags          = IORESOURCE_MEM,
 296 };
 297
 298 static struct platform_device cfi_flash_device = {
 299         .name           = "armflash",
 300         .id             = 0,
 301         .dev            = {
 302                 .platform_data  = &ap_flash_data,
 303         },
 304         .num_resources  = 1,
 305         .resource       = &cfi_flash_resource,
 306 };
 307
 308 static void __init ap_init(void)
 309 {
 310         unsigned long sc_dec;
 311         int i;
 312
 313         platform_device_register(&cfi_flash_device);
 314
 315         sc_dec = readl(VA_SC_BASE + INTEGRATOR_SC_DEC_OFFSET);
 316         for (i = 0; i < 4; i++) {
 317                 struct lm_device *lmdev;
 318
 319                 if ((sc_dec & (16 << i)) == 0)
 320                         continue;
 321
 322                 lmdev = kmalloc(sizeof(struct lm_device), GFP_KERNEL);
 323                 if (!lmdev)
 324                         continue;
 325
 326                 memset(lmdev, 0, sizeof(struct lm_device));
 327
 328                 lmdev->resource.start = 0xc0000000 + 0x10000000 * i;
 329                 lmdev->resource.end = lmdev->resource.start + 0x0fffffff;
 330                 lmdev->resource.flags = IORESOURCE_MEM;
 331                 lmdev->irq = IRQ_AP_EXPINT0 + i;
 332                 lmdev->id = i;
 333
 334                 lm_device_register(lmdev);
 335         }
 336 }
 337
 338 static void __init ap_init_timer(void)
 339 {
 340         integrator_time_init(1000000 * TICKS_PER_uSEC / HZ, 0);
 341 }
 342
 343 static struct sys_timer ap_timer = {
 344         .init           = ap_init_timer,
 345         .offset         = integrator_gettimeoffset,
 346 };
 347
 348 MACHINE_START(INTEGRATOR, "ARM-Integrator")
 349         /* Maintainer: ARM Ltd/Deep Blue Solutions Ltd */
 350         .phys_ram       = 0x00000000,
 351         .phys_io        = 0x16000000,
 352         .io_pg_offst    = ((0xf1600000) >> 18) & 0xfffc,
 353         .boot_params    = 0x00000100,
 354         .map_io         = ap_map_io,
 355         .init_irq       = ap_init_irq,
 356         .timer          = &ap_timer,
 357         .init_machine   = ap_init,
 358 MACHINE_END