git.oblomov.eu Git - linux-2.6/blob - drivers/net/wireless/b43legacy/phy.c

   1 /*
   2
   3   Broadcom B43legacy wireless driver
   4
   5   Copyright (c) 2005 Martin Langer <martin-langer@gmx.de>,
   6                      Stefano Brivio <stefano.brivio@polimi.it>
   7                      Michael Buesch <mbuesch@freenet.de>
   8                      Danny van Dyk <kugelfang@gentoo.org>
   9      Andreas Jaggi <andreas.jaggi@waterwave.ch>
  10   Copyright (c) 2007 Larry Finger <Larry.Finger@lwfinger.net>
  11
  12   Some parts of the code in this file are derived from the ipw2200
  13   driver  Copyright(c) 2003 - 2004 Intel Corporation.
  14
  15   This program is free software; you can redistribute it and/or modify
  16   it under the terms of the GNU General Public License as published by
  17   the Free Software Foundation; either version 2 of the License, or
  18   (at your option) any later version.
  19
  20   This program is distributed in the hope that it will be useful,
  21   but WITHOUT ANY WARRANTY; without even the implied warranty of
  22   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  23   GNU General Public License for more details.
  24
  25   You should have received a copy of the GNU General Public License
  26   along with this program; see the file COPYING.  If not, write to
  27   the Free Software Foundation, Inc., 51 Franklin Steet, Fifth Floor,
  28   Boston, MA 02110-1301, USA.
  29
  30 */
  31
  32 #include <linux/delay.h>
  33 #include <linux/pci.h>
  34 #include <linux/types.h>
  35
  36 #include "b43legacy.h"
  37 #include "phy.h"
  38 #include "main.h"
  39 #include "radio.h"
  40 #include "ilt.h"
  41
  42
  43 static const s8 b43legacy_tssi2dbm_b_table[] = {
  44         0x4D, 0x4C, 0x4B, 0x4A,
  45         0x4A, 0x49, 0x48, 0x47,
  46         0x47, 0x46, 0x45, 0x45,
  47         0x44, 0x43, 0x42, 0x42,
  48         0x41, 0x40, 0x3F, 0x3E,
  49         0x3D, 0x3C, 0x3B, 0x3A,
  50         0x39, 0x38, 0x37, 0x36,
  51         0x35, 0x34, 0x32, 0x31,
  52         0x30, 0x2F, 0x2D, 0x2C,
  53         0x2B, 0x29, 0x28, 0x26,
  54         0x25, 0x23, 0x21, 0x1F,
  55         0x1D, 0x1A, 0x17, 0x14,
  56         0x10, 0x0C, 0x06, 0x00,
  57           -7,   -7,   -7,   -7,
  58           -7,   -7,   -7,   -7,
  59           -7,   -7,   -7,   -7,
  60 };
  61
  62 static const s8 b43legacy_tssi2dbm_g_table[] = {
  63          77,  77,  77,  76,
  64          76,  76,  75,  75,
  65          74,  74,  73,  73,
  66          73,  72,  72,  71,
  67          71,  70,  70,  69,
  68          68,  68,  67,  67,
  69          66,  65,  65,  64,
  70          63,  63,  62,  61,
  71          60,  59,  58,  57,
  72          56,  55,  54,  53,
  73          52,  50,  49,  47,
  74          45,  43,  40,  37,
  75          33,  28,  22,  14,
  76           5,  -7, -20, -20,
  77         -20, -20, -20, -20,
  78         -20, -20, -20, -20,
  79 };
  80
  81 static void b43legacy_phy_initg(struct b43legacy_wldev *dev);
  82
  83
  84 static inline
  85 void b43legacy_voluntary_preempt(void)
  86 {
  87         B43legacy_BUG_ON(!(!in_atomic() && !in_irq() &&
  88                           !in_interrupt() && !irqs_disabled()));
  89 #ifndef CONFIG_PREEMPT
  90         cond_resched();
  91 #endif /* CONFIG_PREEMPT */
  92 }
  93
  94 /* Lock the PHY registers against concurrent access from the microcode.
  95  * This lock is nonrecursive. */
  96 void b43legacy_phy_lock(struct b43legacy_wldev *dev)
  97 {
  98 #if B43legacy_DEBUG
  99         B43legacy_WARN_ON(dev->phy.phy_locked);
 100         dev->phy.phy_locked = 1;
 101 #endif
 102
 103         if (dev->dev->id.revision < 3) {
 104                 b43legacy_mac_suspend(dev);
 105         } else {
 106                 if (!b43legacy_is_mode(dev->wl, NL80211_IFTYPE_AP))
 107                         b43legacy_power_saving_ctl_bits(dev, -1, 1);
 108         }
 109 }
 110
 111 void b43legacy_phy_unlock(struct b43legacy_wldev *dev)
 112 {
 113 #if B43legacy_DEBUG
 114         B43legacy_WARN_ON(!dev->phy.phy_locked);
 115         dev->phy.phy_locked = 0;
 116 #endif
 117
 118         if (dev->dev->id.revision < 3) {
 119                 b43legacy_mac_enable(dev);
 120         } else {
 121                 if (!b43legacy_is_mode(dev->wl, NL80211_IFTYPE_AP))
 122                         b43legacy_power_saving_ctl_bits(dev, -1, -1);
 123         }
 124 }
 125
 126 u16 b43legacy_phy_read(struct b43legacy_wldev *dev, u16 offset)
 127 {
 128         b43legacy_write16(dev, B43legacy_MMIO_PHY_CONTROL, offset);
 129         return b43legacy_read16(dev, B43legacy_MMIO_PHY_DATA);
 130 }
 131
 132 void b43legacy_phy_write(struct b43legacy_wldev *dev, u16 offset, u16 val)
 133 {
 134         b43legacy_write16(dev, B43legacy_MMIO_PHY_CONTROL, offset);
 135         mmiowb();
 136         b43legacy_write16(dev, B43legacy_MMIO_PHY_DATA, val);
 137 }
 138
 139 void b43legacy_phy_calibrate(struct b43legacy_wldev *dev)
 140 {
 141         struct b43legacy_phy *phy = &dev->phy;
 142
 143         b43legacy_read32(dev, B43legacy_MMIO_MACCTL); /* Dummy read. */
 144         if (phy->calibrated)
 145                 return;
 146         if (phy->type == B43legacy_PHYTYPE_G && phy->rev == 1) {
 147                 b43legacy_wireless_core_reset(dev, 0);
 148                 b43legacy_phy_initg(dev);
 149                 b43legacy_wireless_core_reset(dev, B43legacy_TMSLOW_GMODE);
 150         }
 151         phy->calibrated = 1;
 152 }
 153
 154 /* intialize B PHY power control
 155  * as described in http://bcm-specs.sipsolutions.net/InitPowerControl
 156  */
 157 static void b43legacy_phy_init_pctl(struct b43legacy_wldev *dev)
 158 {
 159         struct b43legacy_phy *phy = &dev->phy;
 160         u16 saved_batt = 0;
 161         u16 saved_ratt = 0;
 162         u16 saved_txctl1 = 0;
 163         int must_reset_txpower = 0;
 164
 165         B43legacy_BUG_ON(!(phy->type == B43legacy_PHYTYPE_B ||
 166                           phy->type == B43legacy_PHYTYPE_G));
 167         if (is_bcm_board_vendor(dev) &&
 168             (dev->dev->bus->boardinfo.type == 0x0416))
 169                 return;
 170
 171         b43legacy_phy_write(dev, 0x0028, 0x8018);
 172         b43legacy_write16(dev, 0x03E6, b43legacy_read16(dev, 0x03E6) & 0xFFDF);
 173
 174         if (phy->type == B43legacy_PHYTYPE_G) {
 175                 if (!phy->gmode)
 176                         return;
 177                 b43legacy_phy_write(dev, 0x047A, 0xC111);
 178         }
 179         if (phy->savedpctlreg != 0xFFFF)
 180                 return;
 181 #ifdef CONFIG_B43LEGACY_DEBUG
 182         if (phy->manual_txpower_control)
 183                 return;
 184 #endif
 185
 186         if (phy->type == B43legacy_PHYTYPE_B &&
 187             phy->rev >= 2 &&
 188             phy->radio_ver == 0x2050)
 189                 b43legacy_radio_write16(dev, 0x0076,
 190                                         b43legacy_radio_read16(dev, 0x0076)
 191                                         | 0x0084);
 192         else {
 193                 saved_batt = phy->bbatt;
 194                 saved_ratt = phy->rfatt;
 195                 saved_txctl1 = phy->txctl1;
 196                 if ((phy->radio_rev >= 6) && (phy->radio_rev <= 8)
 197                     && /*FIXME: incomplete specs for 5 < revision < 9 */ 0)
 198                         b43legacy_radio_set_txpower_bg(dev, 0xB, 0x1F, 0);
 199                 else
 200                         b43legacy_radio_set_txpower_bg(dev, 0xB, 9, 0);
 201                 must_reset_txpower = 1;
 202         }
 203         b43legacy_dummy_transmission(dev);
 204
 205         phy->savedpctlreg = b43legacy_phy_read(dev, B43legacy_PHY_G_PCTL);
 206
 207         if (must_reset_txpower)
 208                 b43legacy_radio_set_txpower_bg(dev, saved_batt, saved_ratt,
 209                                                saved_txctl1);
 210         else
 211                 b43legacy_radio_write16(dev, 0x0076, b43legacy_radio_read16(dev,
 212                                         0x0076) & 0xFF7B);
 213         b43legacy_radio_clear_tssi(dev);
 214 }
 215
 216 static void b43legacy_phy_agcsetup(struct b43legacy_wldev *dev)
 217 {
 218         struct b43legacy_phy *phy = &dev->phy;
 219         u16 offset = 0x0000;
 220
 221         if (phy->rev == 1)
 222                 offset = 0x4C00;
 223
 224         b43legacy_ilt_write(dev, offset, 0x00FE);
 225         b43legacy_ilt_write(dev, offset + 1, 0x000D);
 226         b43legacy_ilt_write(dev, offset + 2, 0x0013);
 227         b43legacy_ilt_write(dev, offset + 3, 0x0019);
 228
 229         if (phy->rev == 1) {
 230                 b43legacy_ilt_write(dev, 0x1800, 0x2710);
 231                 b43legacy_ilt_write(dev, 0x1801, 0x9B83);
 232                 b43legacy_ilt_write(dev, 0x1802, 0x9B83);
 233                 b43legacy_ilt_write(dev, 0x1803, 0x0F8D);
 234                 b43legacy_phy_write(dev, 0x0455, 0x0004);
 235         }
 236
 237         b43legacy_phy_write(dev, 0x04A5, (b43legacy_phy_read(dev, 0x04A5)
 238                                           & 0x00FF) | 0x5700);
 239         b43legacy_phy_write(dev, 0x041A, (b43legacy_phy_read(dev, 0x041A)
 240                                           & 0xFF80) | 0x000F);
 241         b43legacy_phy_write(dev, 0x041A, (b43legacy_phy_read(dev, 0x041A)
 242                                           & 0xC07F) | 0x2B80);
 243         b43legacy_phy_write(dev, 0x048C, (b43legacy_phy_read(dev, 0x048C)
 244                                           & 0xF0FF) | 0x0300);
 245
 246         b43legacy_radio_write16(dev, 0x007A,
 247                                 b43legacy_radio_read16(dev, 0x007A)
 248                                 | 0x0008);
 249
 250         b43legacy_phy_write(dev, 0x04A0, (b43legacy_phy_read(dev, 0x04A0)
 251                             & 0xFFF0) | 0x0008);
 252         b43legacy_phy_write(dev, 0x04A1, (b43legacy_phy_read(dev, 0x04A1)
 253                             & 0xF0FF) | 0x0600);
 254         b43legacy_phy_write(dev, 0x04A2, (b43legacy_phy_read(dev, 0x04A2)
 255                             & 0xF0FF) | 0x0700);
 256         b43legacy_phy_write(dev, 0x04A0, (b43legacy_phy_read(dev, 0x04A0)
 257                             & 0xF0FF) | 0x0100);
 258
 259         if (phy->rev == 1)
 260                 b43legacy_phy_write(dev, 0x04A2,
 261                                     (b43legacy_phy_read(dev, 0x04A2)
 262                                     & 0xFFF0) | 0x0007);
 263
 264         b43legacy_phy_write(dev, 0x0488, (b43legacy_phy_read(dev, 0x0488)
 265                             & 0xFF00) | 0x001C);
 266         b43legacy_phy_write(dev, 0x0488, (b43legacy_phy_read(dev, 0x0488)
 267                             & 0xC0FF) | 0x0200);
 268         b43legacy_phy_write(dev, 0x0496, (b43legacy_phy_read(dev, 0x0496)
 269                             & 0xFF00) | 0x001C);
 270         b43legacy_phy_write(dev, 0x0489, (b43legacy_phy_read(dev, 0x0489)
 271                             & 0xFF00) | 0x0020);
 272         b43legacy_phy_write(dev, 0x0489, (b43legacy_phy_read(dev, 0x0489)
 273                             & 0xC0FF) | 0x0200);
 274         b43legacy_phy_write(dev, 0x0482, (b43legacy_phy_read(dev, 0x0482)
 275                             & 0xFF00) | 0x002E);
 276         b43legacy_phy_write(dev, 0x0496, (b43legacy_phy_read(dev, 0x0496)
 277                             & 0x00FF) | 0x1A00);
 278         b43legacy_phy_write(dev, 0x0481, (b43legacy_phy_read(dev, 0x0481)
 279                             & 0xFF00) | 0x0028);
 280         b43legacy_phy_write(dev, 0x0481, (b43legacy_phy_read(dev, 0x0481)
 281                             & 0x00FF) | 0x2C00);
 282
 283         if (phy->rev == 1) {
 284                 b43legacy_phy_write(dev, 0x0430, 0x092B);
 285                 b43legacy_phy_write(dev, 0x041B,
 286                                     (b43legacy_phy_read(dev, 0x041B)
 287                                     & 0xFFE1) | 0x0002);
 288         } else {
 289                 b43legacy_phy_write(dev, 0x041B,
 290                                     b43legacy_phy_read(dev, 0x041B) & 0xFFE1);
 291                 b43legacy_phy_write(dev, 0x041F, 0x287A);
 292                 b43legacy_phy_write(dev, 0x0420,
 293                                     (b43legacy_phy_read(dev, 0x0420)
 294                                     & 0xFFF0) | 0x0004);
 295         }
 296
 297         if (phy->rev > 2) {
 298                 b43legacy_phy_write(dev, 0x0422, 0x287A);
 299                 b43legacy_phy_write(dev, 0x0420,
 300                                     (b43legacy_phy_read(dev, 0x0420)
 301                                     & 0x0FFF) | 0x3000);
 302         }
 303
 304         b43legacy_phy_write(dev, 0x04A8, (b43legacy_phy_read(dev, 0x04A8)
 305                             & 0x8080) | 0x7874);
 306         b43legacy_phy_write(dev, 0x048E, 0x1C00);
 307
 308         if (phy->rev == 1) {
 309                 b43legacy_phy_write(dev, 0x04AB,
 310                                     (b43legacy_phy_read(dev, 0x04AB)
 311                                     & 0xF0FF) | 0x0600);
 312                 b43legacy_phy_write(dev, 0x048B, 0x005E);
 313                 b43legacy_phy_write(dev, 0x048C,
 314                                     (b43legacy_phy_read(dev, 0x048C) & 0xFF00)
 315                                     | 0x001E);
 316                 b43legacy_phy_write(dev, 0x048D, 0x0002);
 317         }
 318
 319         b43legacy_ilt_write(dev, offset + 0x0800, 0);
 320         b43legacy_ilt_write(dev, offset + 0x0801, 7);
 321         b43legacy_ilt_write(dev, offset + 0x0802, 16);
 322         b43legacy_ilt_write(dev, offset + 0x0803, 28);
 323
 324         if (phy->rev >= 6) {
 325                 b43legacy_phy_write(dev, 0x0426,
 326                                     (b43legacy_phy_read(dev, 0x0426) & 0xFFFC));
 327                 b43legacy_phy_write(dev, 0x0426,
 328                                     (b43legacy_phy_read(dev, 0x0426) & 0xEFFF));
 329         }
 330 }
 331
 332 static void b43legacy_phy_setupg(struct b43legacy_wldev *dev)
 333 {
 334         struct b43legacy_phy *phy = &dev->phy;
 335         u16 i;
 336
 337         B43legacy_BUG_ON(phy->type != B43legacy_PHYTYPE_G);
 338         if (phy->rev == 1) {
 339                 b43legacy_phy_write(dev, 0x0406, 0x4F19);
 340                 b43legacy_phy_write(dev, B43legacy_PHY_G_CRS,
 341                                     (b43legacy_phy_read(dev,
 342                                     B43legacy_PHY_G_CRS) & 0xFC3F) | 0x0340);
 343                 b43legacy_phy_write(dev, 0x042C, 0x005A);
 344                 b43legacy_phy_write(dev, 0x0427, 0x001A);
 345
 346                 for (i = 0; i < B43legacy_ILT_FINEFREQG_SIZE; i++)
 347                         b43legacy_ilt_write(dev, 0x5800 + i,
 348                                             b43legacy_ilt_finefreqg[i]);
 349                 for (i = 0; i < B43legacy_ILT_NOISEG1_SIZE; i++)
 350                         b43legacy_ilt_write(dev, 0x1800 + i,
 351                                             b43legacy_ilt_noiseg1[i]);
 352                 for (i = 0; i < B43legacy_ILT_ROTOR_SIZE; i++)
 353                         b43legacy_ilt_write32(dev, 0x2000 + i,
 354                                               b43legacy_ilt_rotor[i]);
 355         } else {
 356                 /* nrssi values are signed 6-bit values. Why 0x7654 here? */
 357                 b43legacy_nrssi_hw_write(dev, 0xBA98, (s16)0x7654);
 358
 359                 if (phy->rev == 2) {
 360                         b43legacy_phy_write(dev, 0x04C0, 0x1861);
 361                         b43legacy_phy_write(dev, 0x04C1, 0x0271);
 362                 } else if (phy->rev > 2) {
 363                         b43legacy_phy_write(dev, 0x04C0, 0x0098);
 364                         b43legacy_phy_write(dev, 0x04C1, 0x0070);
 365                         b43legacy_phy_write(dev, 0x04C9, 0x0080);
 366                 }
 367                 b43legacy_phy_write(dev, 0x042B, b43legacy_phy_read(dev,
 368                                     0x042B) | 0x800);
 369
 370                 for (i = 0; i < 64; i++)
 371                         b43legacy_ilt_write(dev, 0x4000 + i, i);
 372                 for (i = 0; i < B43legacy_ILT_NOISEG2_SIZE; i++)
 373                         b43legacy_ilt_write(dev, 0x1800 + i,
 374                                             b43legacy_ilt_noiseg2[i]);
 375         }
 376
 377         if (phy->rev <= 2)
 378                 for (i = 0; i < B43legacy_ILT_NOISESCALEG_SIZE; i++)
 379                         b43legacy_ilt_write(dev, 0x1400 + i,
 380                                             b43legacy_ilt_noisescaleg1[i]);
 381         else if ((phy->rev >= 7) && (b43legacy_phy_read(dev, 0x0449) & 0x0200))
 382                 for (i = 0; i < B43legacy_ILT_NOISESCALEG_SIZE; i++)
 383                         b43legacy_ilt_write(dev, 0x1400 + i,
 384                                             b43legacy_ilt_noisescaleg3[i]);
 385         else
 386                 for (i = 0; i < B43legacy_ILT_NOISESCALEG_SIZE; i++)
 387                         b43legacy_ilt_write(dev, 0x1400 + i,
 388                                             b43legacy_ilt_noisescaleg2[i]);
 389
 390         if (phy->rev == 2)
 391                 for (i = 0; i < B43legacy_ILT_SIGMASQR_SIZE; i++)
 392                         b43legacy_ilt_write(dev, 0x5000 + i,
 393                                             b43legacy_ilt_sigmasqr1[i]);
 394         else if ((phy->rev > 2) && (phy->rev <= 8))
 395                 for (i = 0; i < B43legacy_ILT_SIGMASQR_SIZE; i++)
 396                         b43legacy_ilt_write(dev, 0x5000 + i,
 397                                             b43legacy_ilt_sigmasqr2[i]);
 398
 399         if (phy->rev == 1) {
 400                 for (i = 0; i < B43legacy_ILT_RETARD_SIZE; i++)
 401                         b43legacy_ilt_write32(dev, 0x2400 + i,
 402                                               b43legacy_ilt_retard[i]);
 403                 for (i = 4; i < 20; i++)
 404                         b43legacy_ilt_write(dev, 0x5400 + i, 0x0020);
 405                 b43legacy_phy_agcsetup(dev);
 406
 407                 if (is_bcm_board_vendor(dev) &&
 408                     (dev->dev->bus->boardinfo.type == 0x0416) &&
 409                     (dev->dev->bus->boardinfo.rev == 0x0017))
 410                         return;
 411
 412                 b43legacy_ilt_write(dev, 0x5001, 0x0002);
 413                 b43legacy_ilt_write(dev, 0x5002, 0x0001);
 414         } else {
 415                 for (i = 0; i <= 0x20; i++)
 416                         b43legacy_ilt_write(dev, 0x1000 + i, 0x0820);
 417                 b43legacy_phy_agcsetup(dev);
 418                 b43legacy_phy_read(dev, 0x0400); /* dummy read */
 419                 b43legacy_phy_write(dev, 0x0403, 0x1000);
 420                 b43legacy_ilt_write(dev, 0x3C02, 0x000F);
 421                 b43legacy_ilt_write(dev, 0x3C03, 0x0014);
 422
 423                 if (is_bcm_board_vendor(dev) &&
 424                     (dev->dev->bus->boardinfo.type == 0x0416) &&
 425                     (dev->dev->bus->boardinfo.rev == 0x0017))
 426                         return;
 427
 428                 b43legacy_ilt_write(dev, 0x0401, 0x0002);
 429                 b43legacy_ilt_write(dev, 0x0402, 0x0001);
 430         }
 431 }
 432
 433 /* Initialize the APHY portion of a GPHY. */
 434 static void b43legacy_phy_inita(struct b43legacy_wldev *dev)
 435 {
 436
 437         might_sleep();
 438
 439         b43legacy_phy_setupg(dev);
 440         if (dev->dev->bus->sprom.boardflags_lo & B43legacy_BFL_PACTRL)
 441                 b43legacy_phy_write(dev, 0x046E, 0x03CF);
 442 }
 443
 444 static void b43legacy_phy_initb2(struct b43legacy_wldev *dev)
 445 {
 446         struct b43legacy_phy *phy = &dev->phy;
 447         u16 offset;
 448         int val;
 449
 450         b43legacy_write16(dev, 0x03EC, 0x3F22);
 451         b43legacy_phy_write(dev, 0x0020, 0x301C);
 452         b43legacy_phy_write(dev, 0x0026, 0x0000);
 453         b43legacy_phy_write(dev, 0x0030, 0x00C6);
 454         b43legacy_phy_write(dev, 0x0088, 0x3E00);
 455         val = 0x3C3D;
 456         for (offset = 0x0089; offset < 0x00A7; offset++) {
 457                 b43legacy_phy_write(dev, offset, val);
 458                 val -= 0x0202;
 459         }
 460         b43legacy_phy_write(dev, 0x03E4, 0x3000);
 461         b43legacy_radio_selectchannel(dev, phy->channel, 0);
 462         if (phy->radio_ver != 0x2050) {
 463                 b43legacy_radio_write16(dev, 0x0075, 0x0080);
 464                 b43legacy_radio_write16(dev, 0x0079, 0x0081);
 465         }
 466         b43legacy_radio_write16(dev, 0x0050, 0x0020);
 467         b43legacy_radio_write16(dev, 0x0050, 0x0023);
 468         if (phy->radio_ver == 0x2050) {
 469                 b43legacy_radio_write16(dev, 0x0050, 0x0020);
 470                 b43legacy_radio_write16(dev, 0x005A, 0x0070);
 471                 b43legacy_radio_write16(dev, 0x005B, 0x007B);
 472                 b43legacy_radio_write16(dev, 0x005C, 0x00B0);
 473                 b43legacy_radio_write16(dev, 0x007A, 0x000F);
 474                 b43legacy_phy_write(dev, 0x0038, 0x0677);
 475                 b43legacy_radio_init2050(dev);
 476         }
 477         b43legacy_phy_write(dev, 0x0014, 0x0080);
 478         b43legacy_phy_write(dev, 0x0032, 0x00CA);
 479         b43legacy_phy_write(dev, 0x0032, 0x00CC);
 480         b43legacy_phy_write(dev, 0x0035, 0x07C2);
 481         b43legacy_phy_lo_b_measure(dev);
 482         b43legacy_phy_write(dev, 0x0026, 0xCC00);
 483         if (phy->radio_ver != 0x2050)
 484                 b43legacy_phy_write(dev, 0x0026, 0xCE00);
 485         b43legacy_write16(dev, B43legacy_MMIO_CHANNEL_EXT, 0x1000);
 486         b43legacy_phy_write(dev, 0x002A, 0x88A3);
 487         if (phy->radio_ver != 0x2050)
 488                 b43legacy_phy_write(dev, 0x002A, 0x88C2);
 489         b43legacy_radio_set_txpower_bg(dev, 0xFFFF, 0xFFFF, 0xFFFF);
 490         b43legacy_phy_init_pctl(dev);
 491 }
 492
 493 static void b43legacy_phy_initb4(struct b43legacy_wldev *dev)
 494 {
 495         struct b43legacy_phy *phy = &dev->phy;
 496         u16 offset;
 497         u16 val;
 498
 499         b43legacy_write16(dev, 0x03EC, 0x3F22);
 500         b43legacy_phy_write(dev, 0x0020, 0x301C);
 501         b43legacy_phy_write(dev, 0x0026, 0x0000);
 502         b43legacy_phy_write(dev, 0x0030, 0x00C6);
 503         b43legacy_phy_write(dev, 0x0088, 0x3E00);
 504         val = 0x3C3D;
 505         for (offset = 0x0089; offset < 0x00A7; offset++) {
 506                 b43legacy_phy_write(dev, offset, val);
 507                 val -= 0x0202;
 508         }
 509         b43legacy_phy_write(dev, 0x03E4, 0x3000);
 510         b43legacy_radio_selectchannel(dev, phy->channel, 0);
 511         if (phy->radio_ver != 0x2050) {
 512                 b43legacy_radio_write16(dev, 0x0075, 0x0080);
 513                 b43legacy_radio_write16(dev, 0x0079, 0x0081);
 514         }
 515         b43legacy_radio_write16(dev, 0x0050, 0x0020);
 516         b43legacy_radio_write16(dev, 0x0050, 0x0023);
 517         if (phy->radio_ver == 0x2050) {
 518                 b43legacy_radio_write16(dev, 0x0050, 0x0020);
 519                 b43legacy_radio_write16(dev, 0x005A, 0x0070);
 520                 b43legacy_radio_write16(dev, 0x005B, 0x007B);
 521                 b43legacy_radio_write16(dev, 0x005C, 0x00B0);
 522                 b43legacy_radio_write16(dev, 0x007A, 0x000F);
 523                 b43legacy_phy_write(dev, 0x0038, 0x0677);
 524                 b43legacy_radio_init2050(dev);
 525         }
 526         b43legacy_phy_write(dev, 0x0014, 0x0080);
 527         b43legacy_phy_write(dev, 0x0032, 0x00CA);
 528         if (phy->radio_ver == 0x2050)
 529                 b43legacy_phy_write(dev, 0x0032, 0x00E0);
 530         b43legacy_phy_write(dev, 0x0035, 0x07C2);
 531
 532         b43legacy_phy_lo_b_measure(dev);
 533
 534         b43legacy_phy_write(dev, 0x0026, 0xCC00);
 535         if (phy->radio_ver == 0x2050)
 536                 b43legacy_phy_write(dev, 0x0026, 0xCE00);
 537         b43legacy_write16(dev, B43legacy_MMIO_CHANNEL_EXT, 0x1100);
 538         b43legacy_phy_write(dev, 0x002A, 0x88A3);
 539         if (phy->radio_ver == 0x2050)
 540                 b43legacy_phy_write(dev, 0x002A, 0x88C2);
 541         b43legacy_radio_set_txpower_bg(dev, 0xFFFF, 0xFFFF, 0xFFFF);
 542         if (dev->dev->bus->sprom.boardflags_lo & B43legacy_BFL_RSSI) {
 543                 b43legacy_calc_nrssi_slope(dev);
 544                 b43legacy_calc_nrssi_threshold(dev);
 545         }
 546         b43legacy_phy_init_pctl(dev);
 547 }
 548
 549 static void b43legacy_phy_initb5(struct b43legacy_wldev *dev)
 550 {
 551         struct b43legacy_phy *phy = &dev->phy;
 552         u16 offset;
 553         u16 value;
 554         u8 old_channel;
 555
 556         if (phy->analog == 1)
 557                 b43legacy_radio_write16(dev, 0x007A,
 558                                         b43legacy_radio_read16(dev, 0x007A)
 559                                         | 0x0050);
 560         if (!is_bcm_board_vendor(dev) &&
 561             (dev->dev->bus->boardinfo.type != 0x0416)) {
 562                 value = 0x2120;
 563                 for (offset = 0x00A8 ; offset < 0x00C7; offset++) {
 564                         b43legacy_phy_write(dev, offset, value);
 565                         value += 0x0202;
 566                 }
 567         }
 568         b43legacy_phy_write(dev, 0x0035,
 569                             (b43legacy_phy_read(dev, 0x0035) & 0xF0FF)
 570                             | 0x0700);
 571         if (phy->radio_ver == 0x2050)
 572                 b43legacy_phy_write(dev, 0x0038, 0x0667);
 573
 574         if (phy->gmode) {
 575                 if (phy->radio_ver == 0x2050) {
 576                         b43legacy_radio_write16(dev, 0x007A,
 577                                         b43legacy_radio_read16(dev, 0x007A)
 578                                         | 0x0020);
 579                         b43legacy_radio_write16(dev, 0x0051,
 580                                         b43legacy_radio_read16(dev, 0x0051)
 581                                         | 0x0004);
 582                 }
 583                 b43legacy_write16(dev, B43legacy_MMIO_PHY_RADIO, 0x0000);
 584
 585                 b43legacy_phy_write(dev, 0x0802, b43legacy_phy_read(dev, 0x0802)
 586                                     | 0x0100);
 587                 b43legacy_phy_write(dev, 0x042B, b43legacy_phy_read(dev, 0x042B)
 588                                     | 0x2000);
 589
 590                 b43legacy_phy_write(dev, 0x001C, 0x186A);
 591
 592                 b43legacy_phy_write(dev, 0x0013, (b43legacy_phy_read(dev,
 593                                     0x0013) & 0x00FF) | 0x1900);
 594                 b43legacy_phy_write(dev, 0x0035, (b43legacy_phy_read(dev,
 595                                     0x0035) & 0xFFC0) | 0x0064);
 596                 b43legacy_phy_write(dev, 0x005D, (b43legacy_phy_read(dev,
 597                                     0x005D) & 0xFF80) | 0x000A);
 598                 b43legacy_phy_write(dev, 0x5B, 0x0000);
 599                 b43legacy_phy_write(dev, 0x5C, 0x0000);
 600         }
 601
 602         if (dev->bad_frames_preempt)
 603                 b43legacy_phy_write(dev, B43legacy_PHY_RADIO_BITFIELD,
 604                                     b43legacy_phy_read(dev,
 605                                     B43legacy_PHY_RADIO_BITFIELD) | (1 << 12));
 606
 607         if (phy->analog == 1) {
 608                 b43legacy_phy_write(dev, 0x0026, 0xCE00);
 609                 b43legacy_phy_write(dev, 0x0021, 0x3763);
 610                 b43legacy_phy_write(dev, 0x0022, 0x1BC3);
 611                 b43legacy_phy_write(dev, 0x0023, 0x06F9);
 612                 b43legacy_phy_write(dev, 0x0024, 0x037E);
 613         } else
 614                 b43legacy_phy_write(dev, 0x0026, 0xCC00);
 615         b43legacy_phy_write(dev, 0x0030, 0x00C6);
 616         b43legacy_write16(dev, 0x03EC, 0x3F22);
 617
 618         if (phy->analog == 1)
 619                 b43legacy_phy_write(dev, 0x0020, 0x3E1C);
 620         else
 621                 b43legacy_phy_write(dev, 0x0020, 0x301C);
 622
 623         if (phy->analog == 0)
 624                 b43legacy_write16(dev, 0x03E4, 0x3000);
 625
 626         old_channel = (phy->channel == 0xFF) ? 1 : phy->channel;
 627         /* Force to channel 7, even if not supported. */
 628         b43legacy_radio_selectchannel(dev, 7, 0);
 629
 630         if (phy->radio_ver != 0x2050) {
 631                 b43legacy_radio_write16(dev, 0x0075, 0x0080);
 632                 b43legacy_radio_write16(dev, 0x0079, 0x0081);
 633         }
 634
 635         b43legacy_radio_write16(dev, 0x0050, 0x0020);
 636         b43legacy_radio_write16(dev, 0x0050, 0x0023);
 637
 638         if (phy->radio_ver == 0x2050) {
 639                 b43legacy_radio_write16(dev, 0x0050, 0x0020);
 640                 b43legacy_radio_write16(dev, 0x005A, 0x0070);
 641         }
 642
 643         b43legacy_radio_write16(dev, 0x005B, 0x007B);
 644         b43legacy_radio_write16(dev, 0x005C, 0x00B0);
 645
 646         b43legacy_radio_write16(dev, 0x007A, b43legacy_radio_read16(dev,
 647                                 0x007A) | 0x0007);
 648
 649         b43legacy_radio_selectchannel(dev, old_channel, 0);
 650
 651         b43legacy_phy_write(dev, 0x0014, 0x0080);
 652         b43legacy_phy_write(dev, 0x0032, 0x00CA);
 653         b43legacy_phy_write(dev, 0x002A, 0x88A3);
 654
 655         b43legacy_radio_set_txpower_bg(dev, 0xFFFF, 0xFFFF, 0xFFFF);
 656
 657         if (phy->radio_ver == 0x2050)
 658                 b43legacy_radio_write16(dev, 0x005D, 0x000D);
 659
 660         b43legacy_write16(dev, 0x03E4, (b43legacy_read16(dev, 0x03E4) &
 661                           0xFFC0) | 0x0004);
 662 }
 663
 664 static void b43legacy_phy_initb6(struct b43legacy_wldev *dev)
 665 {
 666         struct b43legacy_phy *phy = &dev->phy;
 667         u16 offset;
 668         u16 val;
 669         u8 old_channel;
 670
 671         b43legacy_phy_write(dev, 0x003E, 0x817A);
 672         b43legacy_radio_write16(dev, 0x007A,
 673                                 (b43legacy_radio_read16(dev, 0x007A) | 0x0058));
 674         if (phy->radio_rev == 4 ||
 675              phy->radio_rev == 5) {
 676                 b43legacy_radio_write16(dev, 0x0051, 0x0037);
 677                 b43legacy_radio_write16(dev, 0x0052, 0x0070);
 678                 b43legacy_radio_write16(dev, 0x0053, 0x00B3);
 679                 b43legacy_radio_write16(dev, 0x0054, 0x009B);
 680                 b43legacy_radio_write16(dev, 0x005A, 0x0088);
 681                 b43legacy_radio_write16(dev, 0x005B, 0x0088);
 682                 b43legacy_radio_write16(dev, 0x005D, 0x0088);
 683                 b43legacy_radio_write16(dev, 0x005E, 0x0088);
 684                 b43legacy_radio_write16(dev, 0x007D, 0x0088);
 685                 b43legacy_shm_write32(dev, B43legacy_SHM_SHARED,
 686                                       B43legacy_UCODEFLAGS_OFFSET,
 687                                       (b43legacy_shm_read32(dev,
 688                                       B43legacy_SHM_SHARED,
 689                                       B43legacy_UCODEFLAGS_OFFSET)
 690                                       | 0x00000200));
 691         }
 692         if (phy->radio_rev == 8) {
 693                 b43legacy_radio_write16(dev, 0x0051, 0x0000);
 694                 b43legacy_radio_write16(dev, 0x0052, 0x0040);
 695                 b43legacy_radio_write16(dev, 0x0053, 0x00B7);
 696                 b43legacy_radio_write16(dev, 0x0054, 0x0098);
 697                 b43legacy_radio_write16(dev, 0x005A, 0x0088);
 698                 b43legacy_radio_write16(dev, 0x005B, 0x006B);
 699                 b43legacy_radio_write16(dev, 0x005C, 0x000F);
 700                 if (dev->dev->bus->sprom.boardflags_lo & 0x8000) {
 701                         b43legacy_radio_write16(dev, 0x005D, 0x00FA);
 702                         b43legacy_radio_write16(dev, 0x005E, 0x00D8);
 703                 } else {
 704                         b43legacy_radio_write16(dev, 0x005D, 0x00F5);
 705                         b43legacy_radio_write16(dev, 0x005E, 0x00B8);
 706                 }
 707                 b43legacy_radio_write16(dev, 0x0073, 0x0003);
 708                 b43legacy_radio_write16(dev, 0x007D, 0x00A8);
 709                 b43legacy_radio_write16(dev, 0x007C, 0x0001);
 710                 b43legacy_radio_write16(dev, 0x007E, 0x0008);
 711         }
 712         val = 0x1E1F;
 713         for (offset = 0x0088; offset < 0x0098; offset++) {
 714                 b43legacy_phy_write(dev, offset, val);
 715                 val -= 0x0202;
 716         }
 717         val = 0x3E3F;
 718         for (offset = 0x0098; offset < 0x00A8; offset++) {
 719                 b43legacy_phy_write(dev, offset, val);
 720                 val -= 0x0202;
 721         }
 722         val = 0x2120;
 723         for (offset = 0x00A8; offset < 0x00C8; offset++) {
 724                 b43legacy_phy_write(dev, offset, (val & 0x3F3F));
 725                 val += 0x0202;
 726         }
 727         if (phy->type == B43legacy_PHYTYPE_G) {
 728                 b43legacy_radio_write16(dev, 0x007A,
 729                                         b43legacy_radio_read16(dev, 0x007A) |
 730                                         0x0020);
 731                 b43legacy_radio_write16(dev, 0x0051,
 732                                         b43legacy_radio_read16(dev, 0x0051) |
 733                                         0x0004);
 734                 b43legacy_phy_write(dev, 0x0802,
 735                                     b43legacy_phy_read(dev, 0x0802) | 0x0100);
 736                 b43legacy_phy_write(dev, 0x042B,
 737                                     b43legacy_phy_read(dev, 0x042B) | 0x2000);
 738                 b43legacy_phy_write(dev, 0x5B, 0x0000);
 739                 b43legacy_phy_write(dev, 0x5C, 0x0000);
 740         }
 741
 742         old_channel = phy->channel;
 743         if (old_channel >= 8)
 744                 b43legacy_radio_selectchannel(dev, 1, 0);
 745         else
 746                 b43legacy_radio_selectchannel(dev, 13, 0);
 747
 748         b43legacy_radio_write16(dev, 0x0050, 0x0020);
 749         b43legacy_radio_write16(dev, 0x0050, 0x0023);
 750         udelay(40);
 751         if (phy->radio_rev < 6 || phy->radio_rev == 8) {
 752                 b43legacy_radio_write16(dev, 0x007C,
 753                                         (b43legacy_radio_read16(dev, 0x007C)
 754                                         | 0x0002));
 755                 b43legacy_radio_write16(dev, 0x0050, 0x0020);
 756         }
 757         if (phy->radio_rev <= 2) {
 758                 b43legacy_radio_write16(dev, 0x0050, 0x0020);
 759                 b43legacy_radio_write16(dev, 0x005A, 0x0070);
 760                 b43legacy_radio_write16(dev, 0x005B, 0x007B);
 761                 b43legacy_radio_write16(dev, 0x005C, 0x00B0);
 762         }
 763         b43legacy_radio_write16(dev, 0x007A,
 764                                 (b43legacy_radio_read16(dev,
 765                                 0x007A) & 0x00F8) | 0x0007);
 766
 767         b43legacy_radio_selectchannel(dev, old_channel, 0);
 768
 769         b43legacy_phy_write(dev, 0x0014, 0x0200);
 770         if (phy->radio_rev >= 6)
 771                 b43legacy_phy_write(dev, 0x002A, 0x88C2);
 772         else
 773                 b43legacy_phy_write(dev, 0x002A, 0x8AC0);
 774         b43legacy_phy_write(dev, 0x0038, 0x0668);
 775         b43legacy_radio_set_txpower_bg(dev, 0xFFFF, 0xFFFF, 0xFFFF);
 776         if (phy->radio_rev == 4 || phy->radio_rev == 5)
 777                 b43legacy_phy_write(dev, 0x005D, (b43legacy_phy_read(dev,
 778                                     0x005D) & 0xFF80) | 0x0003);
 779         if (phy->radio_rev <= 2)
 780                 b43legacy_radio_write16(dev, 0x005D, 0x000D);
 781
 782         if (phy->analog == 4) {
 783                 b43legacy_write16(dev, 0x03E4, 0x0009);
 784                 b43legacy_phy_write(dev, 0x61, b43legacy_phy_read(dev, 0x61)
 785                                     & 0xFFF);
 786         } else
 787                 b43legacy_phy_write(dev, 0x0002, (b43legacy_phy_read(dev,
 788                                     0x0002) & 0xFFC0) | 0x0004);
 789         if (phy->type == B43legacy_PHYTYPE_G)
 790                 b43legacy_write16(dev, 0x03E6, 0x0);
 791         if (phy->type == B43legacy_PHYTYPE_B) {
 792                 b43legacy_write16(dev, 0x03E6, 0x8140);
 793                 b43legacy_phy_write(dev, 0x0016, 0x0410);
 794                 b43legacy_phy_write(dev, 0x0017, 0x0820);
 795                 b43legacy_phy_write(dev, 0x0062, 0x0007);
 796                 b43legacy_radio_init2050(dev);
 797                 b43legacy_phy_lo_g_measure(dev);
 798                 if (dev->dev->bus->sprom.boardflags_lo &
 799                     B43legacy_BFL_RSSI) {
 800                         b43legacy_calc_nrssi_slope(dev);
 801                         b43legacy_calc_nrssi_threshold(dev);
 802                 }
 803                 b43legacy_phy_init_pctl(dev);
 804         }
 805 }
 806
 807 static void b43legacy_calc_loopback_gain(struct b43legacy_wldev *dev)
 808 {
 809         struct b43legacy_phy *phy = &dev->phy;
 810         u16 backup_phy[15] = {0};
 811         u16 backup_radio[3];
 812         u16 backup_bband;
 813         u16 i;
 814         u16 loop1_cnt;
 815         u16 loop1_done;
 816         u16 loop1_omitted;
 817         u16 loop2_done;
 818
 819         backup_phy[0] = b43legacy_phy_read(dev, 0x0429);
 820         backup_phy[1] = b43legacy_phy_read(dev, 0x0001);
 821         backup_phy[2] = b43legacy_phy_read(dev, 0x0811);
 822         backup_phy[3] = b43legacy_phy_read(dev, 0x0812);
 823         if (phy->rev != 1) {
 824                 backup_phy[4] = b43legacy_phy_read(dev, 0x0814);
 825                 backup_phy[5] = b43legacy_phy_read(dev, 0x0815);
 826         }
 827         backup_phy[6] = b43legacy_phy_read(dev, 0x005A);
 828         backup_phy[7] = b43legacy_phy_read(dev, 0x0059);
 829         backup_phy[8] = b43legacy_phy_read(dev, 0x0058);
 830         backup_phy[9] = b43legacy_phy_read(dev, 0x000A);
 831         backup_phy[10] = b43legacy_phy_read(dev, 0x0003);
 832         backup_phy[11] = b43legacy_phy_read(dev, 0x080F);
 833         backup_phy[12] = b43legacy_phy_read(dev, 0x0810);
 834         backup_phy[13] = b43legacy_phy_read(dev, 0x002B);
 835         backup_phy[14] = b43legacy_phy_read(dev, 0x0015);
 836         b43legacy_phy_read(dev, 0x002D); /* dummy read */
 837         backup_bband = phy->bbatt;
 838         backup_radio[0] = b43legacy_radio_read16(dev, 0x0052);
 839         backup_radio[1] = b43legacy_radio_read16(dev, 0x0043);
 840         backup_radio[2] = b43legacy_radio_read16(dev, 0x007A);
 841
 842         b43legacy_phy_write(dev, 0x0429,
 843                             b43legacy_phy_read(dev, 0x0429) & 0x3FFF);
 844         b43legacy_phy_write(dev, 0x0001,
 845                             b43legacy_phy_read(dev, 0x0001) & 0x8000);
 846         b43legacy_phy_write(dev, 0x0811,
 847                             b43legacy_phy_read(dev, 0x0811) | 0x0002);
 848         b43legacy_phy_write(dev, 0x0812,
 849                             b43legacy_phy_read(dev, 0x0812) & 0xFFFD);
 850         b43legacy_phy_write(dev, 0x0811,
 851                             b43legacy_phy_read(dev, 0x0811) | 0x0001);
 852         b43legacy_phy_write(dev, 0x0812,
 853                             b43legacy_phy_read(dev, 0x0812) & 0xFFFE);
 854         if (phy->rev != 1) {
 855                 b43legacy_phy_write(dev, 0x0814,
 856                                     b43legacy_phy_read(dev, 0x0814) | 0x0001);
 857                 b43legacy_phy_write(dev, 0x0815,
 858                                     b43legacy_phy_read(dev, 0x0815) & 0xFFFE);
 859                 b43legacy_phy_write(dev, 0x0814,
 860                                     b43legacy_phy_read(dev, 0x0814) | 0x0002);
 861                 b43legacy_phy_write(dev, 0x0815,
 862                                     b43legacy_phy_read(dev, 0x0815) & 0xFFFD);
 863         }
 864         b43legacy_phy_write(dev, 0x0811, b43legacy_phy_read(dev, 0x0811) |
 865                             0x000C);
 866         b43legacy_phy_write(dev, 0x0812, b43legacy_phy_read(dev, 0x0812) |
 867                             0x000C);
 868
 869         b43legacy_phy_write(dev, 0x0811, (b43legacy_phy_read(dev, 0x0811)
 870                             & 0xFFCF) | 0x0030);
 871         b43legacy_phy_write(dev, 0x0812, (b43legacy_phy_read(dev, 0x0812)
 872                             & 0xFFCF) | 0x0010);
 873
 874         b43legacy_phy_write(dev, 0x005A, 0x0780);
 875         b43legacy_phy_write(dev, 0x0059, 0xC810);
 876         b43legacy_phy_write(dev, 0x0058, 0x000D);
 877         if (phy->analog == 0)
 878                 b43legacy_phy_write(dev, 0x0003, 0x0122);
 879         else
 880                 b43legacy_phy_write(dev, 0x000A,
 881                                     b43legacy_phy_read(dev, 0x000A)
 882                                     | 0x2000);
 883         if (phy->rev != 1) {
 884                 b43legacy_phy_write(dev, 0x0814,
 885                                     b43legacy_phy_read(dev, 0x0814) | 0x0004);
 886                 b43legacy_phy_write(dev, 0x0815,
 887                                     b43legacy_phy_read(dev, 0x0815) & 0xFFFB);
 888         }
 889         b43legacy_phy_write(dev, 0x0003,
 890                             (b43legacy_phy_read(dev, 0x0003)
 891                              & 0xFF9F) | 0x0040);
 892         if (phy->radio_ver == 0x2050 && phy->radio_rev == 2) {
 893                 b43legacy_radio_write16(dev, 0x0052, 0x0000);
 894                 b43legacy_radio_write16(dev, 0x0043,
 895                                         (b43legacy_radio_read16(dev, 0x0043)
 896                                          & 0xFFF0) | 0x0009);
 897                 loop1_cnt = 9;
 898         } else if (phy->radio_rev == 8) {
 899                 b43legacy_radio_write16(dev, 0x0043, 0x000F);
 900                 loop1_cnt = 15;
 901         } else
 902                 loop1_cnt = 0;
 903
 904         b43legacy_phy_set_baseband_attenuation(dev, 11);
 905
 906         if (phy->rev >= 3)
 907                 b43legacy_phy_write(dev, 0x080F, 0xC020);
 908         else
 909                 b43legacy_phy_write(dev, 0x080F, 0x8020);
 910         b43legacy_phy_write(dev, 0x0810, 0x0000);
 911
 912         b43legacy_phy_write(dev, 0x002B,
 913                             (b43legacy_phy_read(dev, 0x002B)
 914                              & 0xFFC0) | 0x0001);
 915         b43legacy_phy_write(dev, 0x002B,
 916                             (b43legacy_phy_read(dev, 0x002B)
 917                              & 0xC0FF) | 0x0800);
 918         b43legacy_phy_write(dev, 0x0811,
 919                             b43legacy_phy_read(dev, 0x0811) | 0x0100);
 920         b43legacy_phy_write(dev, 0x0812,
 921                             b43legacy_phy_read(dev, 0x0812) & 0xCFFF);
 922         if (dev->dev->bus->sprom.boardflags_lo & B43legacy_BFL_EXTLNA) {
 923                 if (phy->rev >= 7) {
 924                         b43legacy_phy_write(dev, 0x0811,
 925                                             b43legacy_phy_read(dev, 0x0811)
 926                                             | 0x0800);
 927                         b43legacy_phy_write(dev, 0x0812,
 928                                             b43legacy_phy_read(dev, 0x0812)
 929                                             | 0x8000);
 930                 }
 931         }
 932         b43legacy_radio_write16(dev, 0x007A,
 933                                 b43legacy_radio_read16(dev, 0x007A)
 934                                 & 0x00F7);
 935
 936         for (i = 0; i < loop1_cnt; i++) {
 937                 b43legacy_radio_write16(dev, 0x0043, loop1_cnt);
 938                 b43legacy_phy_write(dev, 0x0812,
 939                                     (b43legacy_phy_read(dev, 0x0812)
 940                                      & 0xF0FF) | (i << 8));
 941                 b43legacy_phy_write(dev, 0x0015,
 942                                     (b43legacy_phy_read(dev, 0x0015)
 943                                      & 0x0FFF) | 0xA000);
 944                 b43legacy_phy_write(dev, 0x0015,
 945                                     (b43legacy_phy_read(dev, 0x0015)
 946                                      & 0x0FFF) | 0xF000);
 947                 udelay(20);
 948                 if (b43legacy_phy_read(dev, 0x002D) >= 0x0DFC)
 949                         break;
 950         }
 951         loop1_done = i;
 952         loop1_omitted = loop1_cnt - loop1_done;
 953
 954         loop2_done = 0;
 955         if (loop1_done >= 8) {
 956                 b43legacy_phy_write(dev, 0x0812,
 957                                     b43legacy_phy_read(dev, 0x0812)
 958                                     | 0x0030);
 959                 for (i = loop1_done - 8; i < 16; i++) {
 960                         b43legacy_phy_write(dev, 0x0812,
 961                                             (b43legacy_phy_read(dev, 0x0812)
 962                                              & 0xF0FF) | (i << 8));
 963                         b43legacy_phy_write(dev, 0x0015,
 964                                             (b43legacy_phy_read(dev, 0x0015)
 965                                              & 0x0FFF) | 0xA000);
 966                         b43legacy_phy_write(dev, 0x0015,
 967                                             (b43legacy_phy_read(dev, 0x0015)
 968                                              & 0x0FFF) | 0xF000);
 969                         udelay(20);
 970                         if (b43legacy_phy_read(dev, 0x002D) >= 0x0DFC)
 971                                 break;
 972                 }
 973         }
 974
 975         if (phy->rev != 1) {
 976                 b43legacy_phy_write(dev, 0x0814, backup_phy[4]);
 977                 b43legacy_phy_write(dev, 0x0815, backup_phy[5]);
 978         }
 979         b43legacy_phy_write(dev, 0x005A, backup_phy[6]);
 980         b43legacy_phy_write(dev, 0x0059, backup_phy[7]);
 981         b43legacy_phy_write(dev, 0x0058, backup_phy[8]);
 982         b43legacy_phy_write(dev, 0x000A, backup_phy[9]);
 983         b43legacy_phy_write(dev, 0x0003, backup_phy[10]);
 984         b43legacy_phy_write(dev, 0x080F, backup_phy[11]);
 985         b43legacy_phy_write(dev, 0x0810, backup_phy[12]);
 986         b43legacy_phy_write(dev, 0x002B, backup_phy[13]);
 987         b43legacy_phy_write(dev, 0x0015, backup_phy[14]);
 988
 989         b43legacy_phy_set_baseband_attenuation(dev, backup_bband);
 990
 991         b43legacy_radio_write16(dev, 0x0052, backup_radio[0]);
 992         b43legacy_radio_write16(dev, 0x0043, backup_radio[1]);
 993         b43legacy_radio_write16(dev, 0x007A, backup_radio[2]);
 994
 995         b43legacy_phy_write(dev, 0x0811, backup_phy[2] | 0x0003);
 996         udelay(10);
 997         b43legacy_phy_write(dev, 0x0811, backup_phy[2]);
 998         b43legacy_phy_write(dev, 0x0812, backup_phy[3]);
 999         b43legacy_phy_write(dev, 0x0429, backup_phy[0]);
1000         b43legacy_phy_write(dev, 0x0001, backup_phy[1]);
1001
1002         phy->loopback_gain[0] = ((loop1_done * 6) - (loop1_omitted * 4)) - 11;
1003         phy->loopback_gain[1] = (24 - (3 * loop2_done)) * 2;
1004 }
1005
1006 static void b43legacy_phy_initg(struct b43legacy_wldev *dev)
1007 {
1008         struct b43legacy_phy *phy = &dev->phy;
1009         u16 tmp;
1010
1011         if (phy->rev == 1)
1012                 b43legacy_phy_initb5(dev);
1013         else
1014                 b43legacy_phy_initb6(dev);
1015         if (phy->rev >= 2 && phy->gmode)
1016                 b43legacy_phy_inita(dev);
1017
1018         if (phy->rev >= 2) {
1019                 b43legacy_phy_write(dev, 0x0814, 0x0000);
1020                 b43legacy_phy_write(dev, 0x0815, 0x0000);
1021         }
1022         if (phy->rev == 2) {
1023                 b43legacy_phy_write(dev, 0x0811, 0x0000);
1024                 b43legacy_phy_write(dev, 0x0015, 0x00C0);
1025         }
1026         if (phy->rev > 5) {
1027                 b43legacy_phy_write(dev, 0x0811, 0x0400);
1028                 b43legacy_phy_write(dev, 0x0015, 0x00C0);
1029         }
1030         if (phy->gmode) {
1031                 tmp = b43legacy_phy_read(dev, 0x0400) & 0xFF;
1032                 if (tmp == 3) {
1033                         b43legacy_phy_write(dev, 0x04C2, 0x1816);
1034                         b43legacy_phy_write(dev, 0x04C3, 0x8606);
1035                 }
1036                 if (tmp == 4 || tmp == 5) {
1037                         b43legacy_phy_write(dev, 0x04C2, 0x1816);
1038                         b43legacy_phy_write(dev, 0x04C3, 0x8006);
1039                         b43legacy_phy_write(dev, 0x04CC,
1040                                             (b43legacy_phy_read(dev,
1041                                              0x04CC) & 0x00FF) |
1042                                              0x1F00);
1043                 }
1044                 if (phy->rev >= 2)
1045                         b43legacy_phy_write(dev, 0x047E, 0x0078);
1046         }
1047         if (phy->radio_rev == 8) {
1048                 b43legacy_phy_write(dev, 0x0801, b43legacy_phy_read(dev, 0x0801)
1049                                     | 0x0080);
1050                 b43legacy_phy_write(dev, 0x043E, b43legacy_phy_read(dev, 0x043E)
1051                                     | 0x0004);
1052         }
1053         if (phy->rev >= 2 && phy->gmode)
1054                 b43legacy_calc_loopback_gain(dev);
1055         if (phy->radio_rev != 8) {
1056                 if (phy->initval == 0xFFFF)
1057                         phy->initval = b43legacy_radio_init2050(dev);
1058                 else
1059                         b43legacy_radio_write16(dev, 0x0078, phy->initval);
1060         }
1061         if (phy->txctl2 == 0xFFFF)
1062                 b43legacy_phy_lo_g_measure(dev);
1063         else {
1064                 if (phy->radio_ver == 0x2050 && phy->radio_rev == 8)
1065                         b43legacy_radio_write16(dev, 0x0052,
1066                                                 (phy->txctl1 << 4) |
1067                                                 phy->txctl2);
1068                 else
1069                         b43legacy_radio_write16(dev, 0x0052,
1070                                                 (b43legacy_radio_read16(dev,
1071                                                  0x0052) & 0xFFF0) |
1072                                                  phy->txctl1);
1073                 if (phy->rev >= 6)
1074                         b43legacy_phy_write(dev, 0x0036,
1075                                             (b43legacy_phy_read(dev, 0x0036)
1076                                              & 0x0FFF) | (phy->txctl2 << 12));
1077                 if (dev->dev->bus->sprom.boardflags_lo &
1078                     B43legacy_BFL_PACTRL)
1079                         b43legacy_phy_write(dev, 0x002E, 0x8075);
1080                 else
1081                         b43legacy_phy_write(dev, 0x002E, 0x807F);
1082                 if (phy->rev < 2)
1083                         b43legacy_phy_write(dev, 0x002F, 0x0101);
1084                 else
1085                         b43legacy_phy_write(dev, 0x002F, 0x0202);
1086         }
1087         if (phy->gmode) {
1088                 b43legacy_phy_lo_adjust(dev, 0);
1089                 b43legacy_phy_write(dev, 0x080F, 0x8078);
1090         }
1091
1092         if (!(dev->dev->bus->sprom.boardflags_lo & B43legacy_BFL_RSSI)) {
1093                 /* The specs state to update the NRSSI LT with
1094                  * the value 0x7FFFFFFF here. I think that is some weird
1095                  * compiler optimization in the original driver.
1096                  * Essentially, what we do here is resetting all NRSSI LT
1097                  * entries to -32 (see the clamp_val() in nrssi_hw_update())
1098                  */
1099                 b43legacy_nrssi_hw_update(dev, 0xFFFF);
1100                 b43legacy_calc_nrssi_threshold(dev);
1101         } else if (phy->gmode || phy->rev >= 2) {
1102                 if (phy->nrssi[0] == -1000) {
1103                         B43legacy_WARN_ON(phy->nrssi[1] != -1000);
1104                         b43legacy_calc_nrssi_slope(dev);
1105                 } else {
1106                         B43legacy_WARN_ON(phy->nrssi[1] == -1000);
1107                         b43legacy_calc_nrssi_threshold(dev);
1108                 }
1109         }
1110         if (phy->radio_rev == 8)
1111                 b43legacy_phy_write(dev, 0x0805, 0x3230);
1112         b43legacy_phy_init_pctl(dev);
1113         if (dev->dev->bus->chip_id == 0x4306
1114             && dev->dev->bus->chip_package == 2) {
1115                 b43legacy_phy_write(dev, 0x0429,
1116                                     b43legacy_phy_read(dev, 0x0429) & 0xBFFF);
1117                 b43legacy_phy_write(dev, 0x04C3,
1118                                     b43legacy_phy_read(dev, 0x04C3) & 0x7FFF);
1119         }
1120 }
1121
1122 static u16 b43legacy_phy_lo_b_r15_loop(struct b43legacy_wldev *dev)
1123 {
1124         int i;
1125         u16 ret = 0;
1126         unsigned long flags;
1127
1128         local_irq_save(flags);
1129         for (i = 0; i < 10; i++) {
1130                 b43legacy_phy_write(dev, 0x0015, 0xAFA0);
1131                 udelay(1);
1132                 b43legacy_phy_write(dev, 0x0015, 0xEFA0);
1133                 udelay(10);
1134                 b43legacy_phy_write(dev, 0x0015, 0xFFA0);
1135                 udelay(40);
1136                 ret += b43legacy_phy_read(dev, 0x002C);
1137         }
1138         local_irq_restore(flags);
1139         b43legacy_voluntary_preempt();
1140
1141         return ret;
1142 }
1143
1144 void b43legacy_phy_lo_b_measure(struct b43legacy_wldev *dev)
1145 {
1146         struct b43legacy_phy *phy = &dev->phy;
1147         u16 regstack[12] = { 0 };
1148         u16 mls;
1149         u16 fval;
1150         int i;
1151         int j;
1152
1153         regstack[0] = b43legacy_phy_read(dev, 0x0015);
1154         regstack[1] = b43legacy_radio_read16(dev, 0x0052) & 0xFFF0;
1155
1156         if (phy->radio_ver == 0x2053) {
1157                 regstack[2] = b43legacy_phy_read(dev, 0x000A);
1158                 regstack[3] = b43legacy_phy_read(dev, 0x002A);
1159                 regstack[4] = b43legacy_phy_read(dev, 0x0035);
1160                 regstack[5] = b43legacy_phy_read(dev, 0x0003);
1161                 regstack[6] = b43legacy_phy_read(dev, 0x0001);
1162                 regstack[7] = b43legacy_phy_read(dev, 0x0030);
1163
1164                 regstack[8] = b43legacy_radio_read16(dev, 0x0043);
1165                 regstack[9] = b43legacy_radio_read16(dev, 0x007A);
1166                 regstack[10] = b43legacy_read16(dev, 0x03EC);
1167                 regstack[11] = b43legacy_radio_read16(dev, 0x0052) & 0x00F0;
1168
1169                 b43legacy_phy_write(dev, 0x0030, 0x00FF);
1170                 b43legacy_write16(dev, 0x03EC, 0x3F3F);
1171                 b43legacy_phy_write(dev, 0x0035, regstack[4] & 0xFF7F);
1172                 b43legacy_radio_write16(dev, 0x007A, regstack[9] & 0xFFF0);
1173         }
1174         b43legacy_phy_write(dev, 0x0015, 0xB000);
1175         b43legacy_phy_write(dev, 0x002B, 0x0004);
1176
1177         if (phy->radio_ver == 0x2053) {
1178                 b43legacy_phy_write(dev, 0x002B, 0x0203);
1179                 b43legacy_phy_write(dev, 0x002A, 0x08A3);
1180         }
1181
1182         phy->minlowsig[0] = 0xFFFF;
1183
1184         for (i = 0; i < 4; i++) {
1185                 b43legacy_radio_write16(dev, 0x0052, regstack[1] | i);
1186                 b43legacy_phy_lo_b_r15_loop(dev);
1187         }
1188         for (i = 0; i < 10; i++) {
1189                 b43legacy_radio_write16(dev, 0x0052, regstack[1] | i);
1190                 mls = b43legacy_phy_lo_b_r15_loop(dev) / 10;
1191                 if (mls < phy->minlowsig[0]) {
1192                         phy->minlowsig[0] = mls;
1193                         phy->minlowsigpos[0] = i;
1194                 }
1195         }
1196         b43legacy_radio_write16(dev, 0x0052, regstack[1]
1197                                 | phy->minlowsigpos[0]);
1198
1199         phy->minlowsig[1] = 0xFFFF;
1200
1201         for (i = -4; i < 5; i += 2) {
1202                 for (j = -4; j < 5; j += 2) {
1203                         if (j < 0)
1204                                 fval = (0x0100 * i) + j + 0x0100;
1205                         else
1206                                 fval = (0x0100 * i) + j;
1207                         b43legacy_phy_write(dev, 0x002F, fval);
1208                         mls = b43legacy_phy_lo_b_r15_loop(dev) / 10;
1209                         if (mls < phy->minlowsig[1]) {
1210                                 phy->minlowsig[1] = mls;
1211                                 phy->minlowsigpos[1] = fval;
1212                         }
1213                 }
1214         }
1215         phy->minlowsigpos[1] += 0x0101;
1216
1217         b43legacy_phy_write(dev, 0x002F, phy->minlowsigpos[1]);
1218         if (phy->radio_ver == 0x2053) {
1219                 b43legacy_phy_write(dev, 0x000A, regstack[2]);
1220                 b43legacy_phy_write(dev, 0x002A, regstack[3]);
1221                 b43legacy_phy_write(dev, 0x0035, regstack[4]);
1222                 b43legacy_phy_write(dev, 0x0003, regstack[5]);
1223                 b43legacy_phy_write(dev, 0x0001, regstack[6]);
1224                 b43legacy_phy_write(dev, 0x0030, regstack[7]);
1225
1226                 b43legacy_radio_write16(dev, 0x0043, regstack[8]);
1227                 b43legacy_radio_write16(dev, 0x007A, regstack[9]);
1228
1229                 b43legacy_radio_write16(dev, 0x0052,
1230                                         (b43legacy_radio_read16(dev, 0x0052)
1231                                         & 0x000F) | regstack[11]);
1232
1233                 b43legacy_write16(dev, 0x03EC, regstack[10]);
1234         }
1235         b43legacy_phy_write(dev, 0x0015, regstack[0]);
1236 }
1237
1238 static inline
1239 u16 b43legacy_phy_lo_g_deviation_subval(struct b43legacy_wldev *dev,
1240                                         u16 control)
1241 {
1242         struct b43legacy_phy *phy = &dev->phy;
1243         u16 ret;
1244         unsigned long flags;
1245
1246         local_irq_save(flags);
1247         if (phy->gmode) {
1248                 b43legacy_phy_write(dev, 0x15, 0xE300);
1249                 control <<= 8;
1250                 b43legacy_phy_write(dev, 0x0812, control | 0x00B0);
1251                 udelay(5);
1252                 b43legacy_phy_write(dev, 0x0812, control | 0x00B2);
1253                 udelay(2);
1254                 b43legacy_phy_write(dev, 0x0812, control | 0x00B3);
1255                 udelay(4);
1256                 b43legacy_phy_write(dev, 0x0015, 0xF300);
1257                 udelay(8);
1258         } else {
1259                 b43legacy_phy_write(dev, 0x0015, control | 0xEFA0);
1260                 udelay(2);
1261                 b43legacy_phy_write(dev, 0x0015, control | 0xEFE0);
1262                 udelay(4);
1263                 b43legacy_phy_write(dev, 0x0015, control | 0xFFE0);
1264                 udelay(8);
1265         }
1266         ret = b43legacy_phy_read(dev, 0x002D);
1267         local_irq_restore(flags);
1268         b43legacy_voluntary_preempt();
1269
1270         return ret;
1271 }
1272
1273 static u32 b43legacy_phy_lo_g_singledeviation(struct b43legacy_wldev *dev,
1274                                               u16 control)
1275 {
1276         int i;
1277         u32 ret = 0;
1278
1279         for (i = 0; i < 8; i++)
1280                 ret += b43legacy_phy_lo_g_deviation_subval(dev, control);
1281
1282         return ret;
1283 }
1284
1285 /* Write the LocalOscillator CONTROL */
1286 static inline
1287 void b43legacy_lo_write(struct b43legacy_wldev *dev,
1288                         struct b43legacy_lopair *pair)
1289 {
1290         u16 value;
1291
1292         value = (u8)(pair->low);
1293         value |= ((u8)(pair->high)) << 8;
1294
1295 #ifdef CONFIG_B43LEGACY_DEBUG
1296         /* Sanity check. */
1297         if (pair->low < -8 || pair->low > 8 ||
1298             pair->high < -8 || pair->high > 8) {
1299                 struct b43legacy_phy *phy = &dev->phy;
1300                 b43legacydbg(dev->wl,
1301                        "WARNING: Writing invalid LOpair "
1302                        "(low: %d, high: %d, index: %lu)\n",
1303                        pair->low, pair->high,
1304                        (unsigned long)(pair - phy->_lo_pairs));
1305                 dump_stack();
1306         }
1307 #endif
1308
1309         b43legacy_phy_write(dev, B43legacy_PHY_G_LO_CONTROL, value);
1310 }
1311
1312 static inline
1313 struct b43legacy_lopair *b43legacy_find_lopair(struct b43legacy_wldev *dev,
1314                                                u16 bbatt,
1315                                                u16 rfatt,
1316                                                u16 tx)
1317 {
1318         static const u8 dict[10] = { 11, 10, 11, 12, 13, 12, 13, 12, 13, 12 };
1319         struct b43legacy_phy *phy = &dev->phy;
1320
1321         if (bbatt > 6)
1322                 bbatt = 6;
1323         B43legacy_WARN_ON(rfatt >= 10);
1324
1325         if (tx == 3)
1326                 return b43legacy_get_lopair(phy, rfatt, bbatt);
1327         return b43legacy_get_lopair(phy, dict[rfatt], bbatt);
1328 }
1329
1330 static inline
1331 struct b43legacy_lopair *b43legacy_current_lopair(struct b43legacy_wldev *dev)
1332 {
1333         struct b43legacy_phy *phy = &dev->phy;
1334
1335         return b43legacy_find_lopair(dev, phy->bbatt,
1336                                      phy->rfatt, phy->txctl1);
1337 }
1338
1339 /* Adjust B/G LO */
1340 void b43legacy_phy_lo_adjust(struct b43legacy_wldev *dev, int fixed)
1341 {
1342         struct b43legacy_lopair *pair;
1343
1344         if (fixed) {
1345                 /* Use fixed values. Only for initialization. */
1346                 pair = b43legacy_find_lopair(dev, 2, 3, 0);
1347         } else
1348                 pair = b43legacy_current_lopair(dev);
1349         b43legacy_lo_write(dev, pair);
1350 }
1351
1352 static void b43legacy_phy_lo_g_measure_txctl2(struct b43legacy_wldev *dev)
1353 {
1354         struct b43legacy_phy *phy = &dev->phy;
1355         u16 txctl2 = 0;
1356         u16 i;
1357         u32 smallest;
1358         u32 tmp;
1359
1360         b43legacy_radio_write16(dev, 0x0052, 0x0000);
1361         udelay(10);
1362         smallest = b43legacy_phy_lo_g_singledeviation(dev, 0);
1363         for (i = 0; i < 16; i++) {
1364                 b43legacy_radio_write16(dev, 0x0052, i);
1365                 udelay(10);
1366                 tmp = b43legacy_phy_lo_g_singledeviation(dev, 0);
1367                 if (tmp < smallest) {
1368                         smallest = tmp;
1369                         txctl2 = i;
1370                 }
1371         }
1372         phy->txctl2 = txctl2;
1373 }
1374
1375 static
1376 void b43legacy_phy_lo_g_state(struct b43legacy_wldev *dev,
1377                               const struct b43legacy_lopair *in_pair,
1378                               struct b43legacy_lopair *out_pair,
1379                               u16 r27)
1380 {
1381         static const struct b43legacy_lopair transitions[8] = {
1382                 { .high =  1,  .low =  1, },
1383                 { .high =  1,  .low =  0, },
1384                 { .high =  1,  .low = -1, },
1385                 { .high =  0,  .low = -1, },
1386                 { .high = -1,  .low = -1, },
1387                 { .high = -1,  .low =  0, },
1388                 { .high = -1,  .low =  1, },
1389                 { .high =  0,  .low =  1, },
1390         };
1391         struct b43legacy_lopair lowest_transition = {
1392                 .high = in_pair->high,
1393                 .low = in_pair->low,
1394         };
1395         struct b43legacy_lopair tmp_pair;
1396         struct b43legacy_lopair transition;
1397         int i = 12;
1398         int state = 0;
1399         int found_lower;
1400         int j;
1401         int begin;
1402         int end;
1403         u32 lowest_deviation;
1404         u32 tmp;
1405
1406         /* Note that in_pair and out_pair can point to the same pair.
1407          * Be careful. */
1408
1409         b43legacy_lo_write(dev, &lowest_transition);
1410         lowest_deviation = b43legacy_phy_lo_g_singledeviation(dev, r27);
1411         do {
1412                 found_lower = 0;
1413                 B43legacy_WARN_ON(!(state >= 0 && state <= 8));
1414                 if (state == 0) {
1415                         begin = 1;
1416                         end = 8;
1417                 } else if (state % 2 == 0) {
1418                         begin = state - 1;
1419                         end = state + 1;
1420                 } else {
1421                         begin = state - 2;
1422                         end = state + 2;
1423                 }
1424                 if (begin < 1)
1425                         begin += 8;
1426                 if (end > 8)
1427                         end -= 8;
1428
1429                 j = begin;
1430                 tmp_pair.high = lowest_transition.high;
1431                 tmp_pair.low = lowest_transition.low;
1432                 while (1) {
1433                         B43legacy_WARN_ON(!(j >= 1 && j <= 8));
1434                         transition.high = tmp_pair.high +
1435                                           transitions[j - 1].high;
1436                         transition.low = tmp_pair.low + transitions[j - 1].low;
1437                         if ((abs(transition.low) < 9)
1438                              && (abs(transition.high) < 9)) {
1439                                 b43legacy_lo_write(dev, &transition);
1440                                 tmp = b43legacy_phy_lo_g_singledeviation(dev,
1441                                                                        r27);
1442                                 if (tmp < lowest_deviation) {
1443                                         lowest_deviation = tmp;
1444                                         state = j;
1445                                         found_lower = 1;
1446
1447                                         lowest_transition.high =
1448                                                                 transition.high;
1449                                         lowest_transition.low = transition.low;
1450                                 }
1451                         }
1452                         if (j == end)
1453                                 break;
1454                         if (j == 8)
1455                                 j = 1;
1456                         else
1457                                 j++;
1458                 }
1459         } while (i-- && found_lower);
1460
1461         out_pair->high = lowest_transition.high;
1462         out_pair->low = lowest_transition.low;
1463 }
1464
1465 /* Set the baseband attenuation value on chip. */
1466 void b43legacy_phy_set_baseband_attenuation(struct b43legacy_wldev *dev,
1467                                             u16 bbatt)
1468 {
1469         struct b43legacy_phy *phy = &dev->phy;
1470         u16 value;
1471
1472         if (phy->analog == 0) {
1473                 value = (b43legacy_read16(dev, 0x03E6) & 0xFFF0);
1474                 value |= (bbatt & 0x000F);
1475                 b43legacy_write16(dev, 0x03E6, value);
1476                 return;
1477         }
1478
1479         if (phy->analog > 1) {
1480                 value = b43legacy_phy_read(dev, 0x0060) & 0xFFC3;
1481                 value |= (bbatt << 2) & 0x003C;
1482         } else {
1483                 value = b43legacy_phy_read(dev, 0x0060) & 0xFF87;
1484                 value |= (bbatt << 3) & 0x0078;
1485         }
1486         b43legacy_phy_write(dev, 0x0060, value);
1487 }
1488
1489 /* http://bcm-specs.sipsolutions.net/LocalOscillator/Measure */
1490 void b43legacy_phy_lo_g_measure(struct b43legacy_wldev *dev)
1491 {
1492         static const u8 pairorder[10] = { 3, 1, 5, 7, 9, 2, 0, 4, 6, 8 };
1493         const int is_initializing = (b43legacy_status(dev)
1494                                      < B43legacy_STAT_STARTED);
1495         struct b43legacy_phy *phy = &dev->phy;
1496         u16 h;
1497         u16 i;
1498         u16 oldi = 0;
1499         u16 j;
1500         struct b43legacy_lopair control;
1501         struct b43legacy_lopair *tmp_control;
1502         u16 tmp;
1503         u16 regstack[16] = { 0 };
1504         u8 oldchannel;
1505
1506         /* XXX: What are these? */
1507         u8 r27 = 0;
1508         u16 r31;
1509
1510         oldchannel = phy->channel;
1511         /* Setup */
1512         if (phy->gmode) {
1513                 regstack[0] = b43legacy_phy_read(dev, B43legacy_PHY_G_CRS);
1514                 regstack[1] = b43legacy_phy_read(dev, 0x0802);
1515                 b43legacy_phy_write(dev, B43legacy_PHY_G_CRS, regstack[0]
1516                                     & 0x7FFF);
1517                 b43legacy_phy_write(dev, 0x0802, regstack[1] & 0xFFFC);
1518         }
1519         regstack[3] = b43legacy_read16(dev, 0x03E2);
1520         b43legacy_write16(dev, 0x03E2, regstack[3] | 0x8000);
1521         regstack[4] = b43legacy_read16(dev, B43legacy_MMIO_CHANNEL_EXT);
1522         regstack[5] = b43legacy_phy_read(dev, 0x15);
1523         regstack[6] = b43legacy_phy_read(dev, 0x2A);
1524         regstack[7] = b43legacy_phy_read(dev, 0x35);
1525         regstack[8] = b43legacy_phy_read(dev, 0x60);
1526         regstack[9] = b43legacy_radio_read16(dev, 0x43);
1527         regstack[10] = b43legacy_radio_read16(dev, 0x7A);
1528         regstack[11] = b43legacy_radio_read16(dev, 0x52);
1529         if (phy->gmode) {
1530                 regstack[12] = b43legacy_phy_read(dev, 0x0811);
1531                 regstack[13] = b43legacy_phy_read(dev, 0x0812);
1532                 regstack[14] = b43legacy_phy_read(dev, 0x0814);
1533                 regstack[15] = b43legacy_phy_read(dev, 0x0815);
1534         }
1535         b43legacy_radio_selectchannel(dev, 6, 0);
1536         if (phy->gmode) {
1537                 b43legacy_phy_write(dev, B43legacy_PHY_G_CRS, regstack[0]
1538                                     & 0x7FFF);
1539                 b43legacy_phy_write(dev, 0x0802, regstack[1] & 0xFFFC);
1540                 b43legacy_dummy_transmission(dev);
1541         }
1542         b43legacy_radio_write16(dev, 0x0043, 0x0006);
1543
1544         b43legacy_phy_set_baseband_attenuation(dev, 2);
1545
1546         b43legacy_write16(dev, B43legacy_MMIO_CHANNEL_EXT, 0x0000);
1547         b43legacy_phy_write(dev, 0x002E, 0x007F);
1548         b43legacy_phy_write(dev, 0x080F, 0x0078);
1549         b43legacy_phy_write(dev, 0x0035, regstack[7] & ~(1 << 7));
1550         b43legacy_radio_write16(dev, 0x007A, regstack[10] & 0xFFF0);
1551         b43legacy_phy_write(dev, 0x002B, 0x0203);
1552         b43legacy_phy_write(dev, 0x002A, 0x08A3);
1553         if (phy->gmode) {
1554                 b43legacy_phy_write(dev, 0x0814, regstack[14] | 0x0003);
1555                 b43legacy_phy_write(dev, 0x0815, regstack[15] & 0xFFFC);
1556                 b43legacy_phy_write(dev, 0x0811, 0x01B3);
1557                 b43legacy_phy_write(dev, 0x0812, 0x00B2);
1558         }
1559         if (is_initializing)
1560                 b43legacy_phy_lo_g_measure_txctl2(dev);
1561         b43legacy_phy_write(dev, 0x080F, 0x8078);
1562
1563         /* Measure */
1564         control.low = 0;
1565         control.high = 0;
1566         for (h = 0; h < 10; h++) {
1567                 /* Loop over each possible RadioAttenuation (0-9) */
1568                 i = pairorder[h];
1569                 if (is_initializing) {
1570                         if (i == 3) {
1571                                 control.low = 0;
1572                                 control.high = 0;
1573                         } else if (((i % 2 == 1) && (oldi % 2 == 1)) ||
1574                                   ((i % 2 == 0) && (oldi % 2 == 0))) {
1575                                 tmp_control = b43legacy_get_lopair(phy, oldi,
1576                                                                    0);
1577                                 memcpy(&control, tmp_control, sizeof(control));
1578                         } else {
1579                                 tmp_control = b43legacy_get_lopair(phy, 3, 0);
1580                                 memcpy(&control, tmp_control, sizeof(control));
1581                         }
1582                 }
1583                 /* Loop over each possible BasebandAttenuation/2 */
1584                 for (j = 0; j < 4; j++) {
1585                         if (is_initializing) {
1586                                 tmp = i * 2 + j;
1587                                 r27 = 0;
1588                                 r31 = 0;
1589                                 if (tmp > 14) {
1590                                         r31 = 1;
1591                                         if (tmp > 17)
1592                                                 r27 = 1;
1593                                         if (tmp > 19)
1594                                                 r27 = 2;
1595                                 }
1596                         } else {
1597                                 tmp_control = b43legacy_get_lopair(phy, i,
1598                                                                    j * 2);
1599                                 if (!tmp_control->used)
1600                                         continue;
1601                                 memcpy(&control, tmp_control, sizeof(control));
1602                                 r27 = 3;
1603                                 r31 = 0;
1604                         }
1605                         b43legacy_radio_write16(dev, 0x43, i);
1606                         b43legacy_radio_write16(dev, 0x52, phy->txctl2);
1607                         udelay(10);
1608                         b43legacy_voluntary_preempt();
1609
1610                         b43legacy_phy_set_baseband_attenuation(dev, j * 2);
1611
1612                         tmp = (regstack[10] & 0xFFF0);
1613                         if (r31)
1614                                 tmp |= 0x0008;
1615                         b43legacy_radio_write16(dev, 0x007A, tmp);
1616
1617                         tmp_control = b43legacy_get_lopair(phy, i, j * 2);
1618                         b43legacy_phy_lo_g_state(dev, &control, tmp_control,
1619                                                  r27);
1620                 }
1621                 oldi = i;
1622         }
1623         /* Loop over each possible RadioAttenuation (10-13) */
1624         for (i = 10; i < 14; i++) {
1625                 /* Loop over each possible BasebandAttenuation/2 */
1626                 for (j = 0; j < 4; j++) {
1627                         if (is_initializing) {
1628                                 tmp_control = b43legacy_get_lopair(phy, i - 9,
1629                                                                  j * 2);
1630                                 memcpy(&control, tmp_control, sizeof(control));
1631                                 /* FIXME: The next line is wrong, as the
1632                                  * following if statement can never trigger. */
1633                                 tmp = (i - 9) * 2 + j - 5;
1634                                 r27 = 0;
1635                                 r31 = 0;
1636                                 if (tmp > 14) {
1637                                         r31 = 1;
1638                                         if (tmp > 17)
1639                                                 r27 = 1;
1640                                         if (tmp > 19)
1641                                                 r27 = 2;
1642                                 }
1643                         } else {
1644                                 tmp_control = b43legacy_get_lopair(phy, i - 9,
1645                                                                    j * 2);
1646                                 if (!tmp_control->used)
1647                                         continue;
1648                                 memcpy(&control, tmp_control, sizeof(control));
1649                                 r27 = 3;
1650                                 r31 = 0;
1651                         }
1652                         b43legacy_radio_write16(dev, 0x43, i - 9);
1653                         /* FIXME: shouldn't txctl1 be zero in the next line
1654                          * and 3 in the loop above? */
1655                         b43legacy_radio_write16(dev, 0x52,
1656                                               phy->txctl2
1657                                               | (3/*txctl1*/ << 4));
1658                         udelay(10);
1659                         b43legacy_voluntary_preempt();
1660
1661                         b43legacy_phy_set_baseband_attenuation(dev, j * 2);
1662
1663                         tmp = (regstack[10] & 0xFFF0);
1664                         if (r31)
1665                                 tmp |= 0x0008;
1666                         b43legacy_radio_write16(dev, 0x7A, tmp);
1667
1668                         tmp_control = b43legacy_get_lopair(phy, i, j * 2);
1669                         b43legacy_phy_lo_g_state(dev, &control, tmp_control,
1670                                                  r27);
1671                 }
1672         }
1673
1674         /* Restoration */
1675         if (phy->gmode) {
1676                 b43legacy_phy_write(dev, 0x0015, 0xE300);
1677                 b43legacy_phy_write(dev, 0x0812, (r27 << 8) | 0xA0);
1678                 udelay(5);
1679                 b43legacy_phy_write(dev, 0x0812, (r27 << 8) | 0xA2);
1680                 udelay(2);
1681                 b43legacy_phy_write(dev, 0x0812, (r27 << 8) | 0xA3);
1682                 b43legacy_voluntary_preempt();
1683         } else
1684                 b43legacy_phy_write(dev, 0x0015, r27 | 0xEFA0);
1685         b43legacy_phy_lo_adjust(dev, is_initializing);
1686         b43legacy_phy_write(dev, 0x002E, 0x807F);
1687         if (phy->gmode)
1688                 b43legacy_phy_write(dev, 0x002F, 0x0202);
1689         else
1690                 b43legacy_phy_write(dev, 0x002F, 0x0101);
1691         b43legacy_write16(dev, B43legacy_MMIO_CHANNEL_EXT, regstack[4]);
1692         b43legacy_phy_write(dev, 0x0015, regstack[5]);
1693         b43legacy_phy_write(dev, 0x002A, regstack[6]);
1694         b43legacy_phy_write(dev, 0x0035, regstack[7]);
1695         b43legacy_phy_write(dev, 0x0060, regstack[8]);
1696         b43legacy_radio_write16(dev, 0x0043, regstack[9]);
1697         b43legacy_radio_write16(dev, 0x007A, regstack[10]);
1698         regstack[11] &= 0x00F0;
1699         regstack[11] |= (b43legacy_radio_read16(dev, 0x52) & 0x000F);
1700         b43legacy_radio_write16(dev, 0x52, regstack[11]);
1701         b43legacy_write16(dev, 0x03E2, regstack[3]);
1702         if (phy->gmode) {
1703                 b43legacy_phy_write(dev, 0x0811, regstack[12]);
1704                 b43legacy_phy_write(dev, 0x0812, regstack[13]);
1705                 b43legacy_phy_write(dev, 0x0814, regstack[14]);
1706                 b43legacy_phy_write(dev, 0x0815, regstack[15]);
1707                 b43legacy_phy_write(dev, B43legacy_PHY_G_CRS, regstack[0]);
1708                 b43legacy_phy_write(dev, 0x0802, regstack[1]);
1709         }
1710         b43legacy_radio_selectchannel(dev, oldchannel, 1);
1711
1712 #ifdef CONFIG_B43LEGACY_DEBUG
1713         {
1714                 /* Sanity check for all lopairs. */
1715                 for (i = 0; i < B43legacy_LO_COUNT; i++) {
1716                         tmp_control = phy->_lo_pairs + i;
1717                         if (tmp_control->low < -8 || tmp_control->low > 8 ||
1718                             tmp_control->high < -8 || tmp_control->high > 8)
1719                                 b43legacywarn(dev->wl,
1720                                        "WARNING: Invalid LOpair (low: %d, high:"
1721                                        " %d, index: %d)\n",
1722                                        tmp_control->low, tmp_control->high, i);
1723                 }
1724         }
1725 #endif /* CONFIG_B43LEGACY_DEBUG */
1726 }
1727
1728 static
1729 void b43legacy_phy_lo_mark_current_used(struct b43legacy_wldev *dev)
1730 {
1731         struct b43legacy_lopair *pair;
1732
1733         pair = b43legacy_current_lopair(dev);
1734         pair->used = 1;
1735 }
1736
1737 void b43legacy_phy_lo_mark_all_unused(struct b43legacy_wldev *dev)
1738 {
1739         struct b43legacy_phy *phy = &dev->phy;
1740         struct b43legacy_lopair *pair;
1741         int i;
1742
1743         for (i = 0; i < B43legacy_LO_COUNT; i++) {
1744                 pair = phy->_lo_pairs + i;
1745                 pair->used = 0;
1746         }
1747 }
1748
1749 /* http://bcm-specs.sipsolutions.net/EstimatePowerOut
1750  * This function converts a TSSI value to dBm in Q5.2
1751  */
1752 static s8 b43legacy_phy_estimate_power_out(struct b43legacy_wldev *dev, s8 tssi)
1753 {
1754         struct b43legacy_phy *phy = &dev->phy;
1755         s8 dbm = 0;
1756         s32 tmp;
1757
1758         tmp = phy->idle_tssi;
1759         tmp += tssi;
1760         tmp -= phy->savedpctlreg;
1761
1762         switch (phy->type) {
1763         case B43legacy_PHYTYPE_B:
1764         case B43legacy_PHYTYPE_G:
1765                 tmp = clamp_val(tmp, 0x00, 0x3F);
1766                 dbm = phy->tssi2dbm[tmp];
1767                 break;
1768         default:
1769                 B43legacy_BUG_ON(1);
1770         }
1771
1772         return dbm;
1773 }
1774
1775 /* http://bcm-specs.sipsolutions.net/RecalculateTransmissionPower */
1776 void b43legacy_phy_xmitpower(struct b43legacy_wldev *dev)
1777 {
1778         struct b43legacy_phy *phy = &dev->phy;
1779         u16 tmp;
1780         u16 txpower;
1781         s8 v0;
1782         s8 v1;
1783         s8 v2;
1784         s8 v3;
1785         s8 average;
1786         int max_pwr;
1787         s16 desired_pwr;
1788         s16 estimated_pwr;
1789         s16 pwr_adjust;
1790         s16 radio_att_delta;
1791         s16 baseband_att_delta;
1792         s16 radio_attenuation;
1793         s16 baseband_attenuation;
1794
1795         if (phy->savedpctlreg == 0xFFFF)
1796                 return;
1797         if ((dev->dev->bus->boardinfo.type == 0x0416) &&
1798             is_bcm_board_vendor(dev))
1799                 return;
1800 #ifdef CONFIG_B43LEGACY_DEBUG
1801         if (phy->manual_txpower_control)
1802                 return;
1803 #endif
1804
1805         B43legacy_BUG_ON(!(phy->type == B43legacy_PHYTYPE_B ||
1806                          phy->type == B43legacy_PHYTYPE_G));
1807         tmp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED, 0x0058);
1808         v0 = (s8)(tmp & 0x00FF);
1809         v1 = (s8)((tmp & 0xFF00) >> 8);
1810         tmp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED, 0x005A);
1811         v2 = (s8)(tmp & 0x00FF);
1812         v3 = (s8)((tmp & 0xFF00) >> 8);
1813         tmp = 0;
1814
1815         if (v0 == 0x7F || v1 == 0x7F || v2 == 0x7F || v3 == 0x7F) {
1816                 tmp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
1817                                          0x0070);
1818                 v0 = (s8)(tmp & 0x00FF);
1819                 v1 = (s8)((tmp & 0xFF00) >> 8);
1820                 tmp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
1821                                          0x0072);
1822                 v2 = (s8)(tmp & 0x00FF);
1823                 v3 = (s8)((tmp & 0xFF00) >> 8);
1824                 if (v0 == 0x7F || v1 == 0x7F || v2 == 0x7F || v3 == 0x7F)
1825                         return;
1826                 v0 = (v0 + 0x20) & 0x3F;
1827                 v1 = (v1 + 0x20) & 0x3F;
1828                 v2 = (v2 + 0x20) & 0x3F;
1829                 v3 = (v3 + 0x20) & 0x3F;
1830                 tmp = 1;
1831         }
1832         b43legacy_radio_clear_tssi(dev);
1833
1834         average = (v0 + v1 + v2 + v3 + 2) / 4;
1835
1836         if (tmp && (b43legacy_shm_read16(dev, B43legacy_SHM_SHARED, 0x005E)
1837             & 0x8))
1838                 average -= 13;
1839
1840         estimated_pwr = b43legacy_phy_estimate_power_out(dev, average);
1841
1842         max_pwr = dev->dev->bus->sprom.maxpwr_bg;
1843
1844         if ((dev->dev->bus->sprom.boardflags_lo
1845              & B43legacy_BFL_PACTRL) &&
1846             (phy->type == B43legacy_PHYTYPE_G))
1847                 max_pwr -= 0x3;
1848         if (unlikely(max_pwr <= 0)) {
1849                 b43legacywarn(dev->wl, "Invalid max-TX-power value in SPROM."
1850                         "\n");
1851                 max_pwr = 74; /* fake it */
1852                 dev->dev->bus->sprom.maxpwr_bg = max_pwr;
1853         }
1854
1855         /* Use regulatory information to get the maximum power.
1856          * In the absence of such data from mac80211, we will use 20 dBm, which
1857          * is the value for the EU, US, Canada, and most of the world.
1858          * The regulatory maximum is reduced by the antenna gain (from sprom)
1859          * and 1.5 dBm (a safety factor??). The result is in Q5.2 format
1860          * which accounts for the factor of 4 */
1861 #define REG_MAX_PWR 20
1862         max_pwr = min(REG_MAX_PWR * 4
1863                       - dev->dev->bus->sprom.antenna_gain.ghz24.a0
1864                       - 0x6, max_pwr);
1865
1866         /* find the desired power in Q5.2 - power_level is in dBm
1867          * and limit it - max_pwr is already in Q5.2 */
1868         desired_pwr = clamp_val(phy->power_level << 2, 0, max_pwr);
1869         if (b43legacy_debug(dev, B43legacy_DBG_XMITPOWER))
1870                 b43legacydbg(dev->wl, "Current TX power output: " Q52_FMT
1871                        " dBm, Desired TX power output: " Q52_FMT
1872                        " dBm\n", Q52_ARG(estimated_pwr),
1873                        Q52_ARG(desired_pwr));
1874         /* Check if we need to adjust the current power. The factor of 2 is
1875          * for damping */
1876         pwr_adjust = (desired_pwr - estimated_pwr) / 2;
1877         /* RF attenuation delta
1878          * The minus sign is because lower attenuation => more power */
1879         radio_att_delta = -(pwr_adjust + 7) >> 3;
1880         /* Baseband attenuation delta */
1881         baseband_att_delta = -(pwr_adjust >> 1) - (4 * radio_att_delta);
1882         /* Do we need to adjust anything? */
1883         if ((radio_att_delta == 0) && (baseband_att_delta == 0)) {
1884                 b43legacy_phy_lo_mark_current_used(dev);
1885                 return;
1886         }
1887
1888         /* Calculate the new attenuation values. */
1889         baseband_attenuation = phy->bbatt;
1890         baseband_attenuation += baseband_att_delta;
1891         radio_attenuation = phy->rfatt;
1892         radio_attenuation += radio_att_delta;
1893
1894         /* Get baseband and radio attenuation values into permitted ranges.
1895          * baseband 0-11, radio 0-9.
1896          * Radio attenuation affects power level 4 times as much as baseband.
1897          */
1898         if (radio_attenuation < 0) {
1899                 baseband_attenuation -= (4 * -radio_attenuation);
1900                 radio_attenuation = 0;
1901         } else if (radio_attenuation > 9) {
1902                 baseband_attenuation += (4 * (radio_attenuation - 9));
1903                 radio_attenuation = 9;
1904         } else {
1905                 while (baseband_attenuation < 0 && radio_attenuation > 0) {
1906                         baseband_attenuation += 4;
1907                         radio_attenuation--;
1908                 }
1909                 while (baseband_attenuation > 11 && radio_attenuation < 9) {
1910                         baseband_attenuation -= 4;
1911                         radio_attenuation++;
1912                 }
1913         }
1914         baseband_attenuation = clamp_val(baseband_attenuation, 0, 11);
1915
1916         txpower = phy->txctl1;
1917         if ((phy->radio_ver == 0x2050) && (phy->radio_rev == 2)) {
1918                 if (radio_attenuation <= 1) {
1919                         if (txpower == 0) {
1920                                 txpower = 3;
1921                                 radio_attenuation += 2;
1922                                 baseband_attenuation += 2;
1923                         } else if (dev->dev->bus->sprom.boardflags_lo
1924                                    & B43legacy_BFL_PACTRL) {
1925                                 baseband_attenuation += 4 *
1926                                                      (radio_attenuation - 2);
1927                                 radio_attenuation = 2;
1928                         }
1929                 } else if (radio_attenuation > 4 && txpower != 0) {
1930                         txpower = 0;
1931                         if (baseband_attenuation < 3) {
1932                                 radio_attenuation -= 3;
1933                                 baseband_attenuation += 2;
1934                         } else {
1935                                 radio_attenuation -= 2;
1936                                 baseband_attenuation -= 2;
1937                         }
1938                 }
1939         }
1940         /* Save the control values */
1941         phy->txctl1 = txpower;
1942         baseband_attenuation = clamp_val(baseband_attenuation, 0, 11);
1943         radio_attenuation = clamp_val(radio_attenuation, 0, 9);
1944         phy->rfatt = radio_attenuation;
1945         phy->bbatt = baseband_attenuation;
1946
1947         /* Adjust the hardware */
1948         b43legacy_phy_lock(dev);
1949         b43legacy_radio_lock(dev);
1950         b43legacy_radio_set_txpower_bg(dev, baseband_attenuation,
1951                                        radio_attenuation, txpower);
1952         b43legacy_phy_lo_mark_current_used(dev);
1953         b43legacy_radio_unlock(dev);
1954         b43legacy_phy_unlock(dev);
1955 }
1956
1957 static inline
1958 s32 b43legacy_tssi2dbm_ad(s32 num, s32 den)
1959 {
1960         if (num < 0)
1961                 return num/den;
1962         else
1963                 return (num+den/2)/den;
1964 }
1965
1966 static inline
1967 s8 b43legacy_tssi2dbm_entry(s8 entry [], u8 index, s16 pab0, s16 pab1, s16 pab2)
1968 {
1969         s32 m1;
1970         s32 m2;
1971         s32 f = 256;
1972         s32 q;
1973         s32 delta;
1974         s8 i = 0;
1975
1976         m1 = b43legacy_tssi2dbm_ad(16 * pab0 + index * pab1, 32);
1977         m2 = max(b43legacy_tssi2dbm_ad(32768 + index * pab2, 256), 1);
1978         do {
1979                 if (i > 15)
1980                         return -EINVAL;
1981                 q = b43legacy_tssi2dbm_ad(f * 4096 -
1982                                           b43legacy_tssi2dbm_ad(m2 * f, 16) *
1983                                           f, 2048);
1984                 delta = abs(q - f);
1985                 f = q;
1986                 i++;
1987         } while (delta >= 2);
1988         entry[index] = clamp_val(b43legacy_tssi2dbm_ad(m1 * f, 8192),
1989                                    -127, 128);
1990         return 0;
1991 }
1992
1993 /* http://bcm-specs.sipsolutions.net/TSSI_to_DBM_Table */
1994 int b43legacy_phy_init_tssi2dbm_table(struct b43legacy_wldev *dev)
1995 {
1996         struct b43legacy_phy *phy = &dev->phy;
1997         s16 pab0;
1998         s16 pab1;
1999         s16 pab2;
2000         u8 idx;
2001         s8 *dyn_tssi2dbm;
2002
2003         B43legacy_WARN_ON(!(phy->type == B43legacy_PHYTYPE_B ||
2004                           phy->type == B43legacy_PHYTYPE_G));
2005         pab0 = (s16)(dev->dev->bus->sprom.pa0b0);
2006         pab1 = (s16)(dev->dev->bus->sprom.pa0b1);
2007         pab2 = (s16)(dev->dev->bus->sprom.pa0b2);
2008
2009         if ((dev->dev->bus->chip_id == 0x4301) && (phy->radio_ver != 0x2050)) {
2010                 phy->idle_tssi = 0x34;
2011                 phy->tssi2dbm = b43legacy_tssi2dbm_b_table;
2012                 return 0;
2013         }
2014
2015         if (pab0 != 0 && pab1 != 0 && pab2 != 0 &&
2016             pab0 != -1 && pab1 != -1 && pab2 != -1) {
2017                 /* The pabX values are set in SPROM. Use them. */
2018                 if ((s8)dev->dev->bus->sprom.itssi_bg != 0 &&
2019                     (s8)dev->dev->bus->sprom.itssi_bg != -1)
2020                         phy->idle_tssi = (s8)(dev->dev->bus->sprom.
2021                                           itssi_bg);
2022                 else
2023                         phy->idle_tssi = 62;
2024                 dyn_tssi2dbm = kmalloc(64, GFP_KERNEL);
2025                 if (dyn_tssi2dbm == NULL) {
2026                         b43legacyerr(dev->wl, "Could not allocate memory "
2027                                "for tssi2dbm table\n");
2028                         return -ENOMEM;
2029                 }
2030                 for (idx = 0; idx < 64; idx++)
2031                         if (b43legacy_tssi2dbm_entry(dyn_tssi2dbm, idx, pab0,
2032                                                      pab1, pab2)) {
2033                                 phy->tssi2dbm = NULL;
2034                                 b43legacyerr(dev->wl, "Could not generate "
2035                                        "tssi2dBm table\n");
2036                                 kfree(dyn_tssi2dbm);
2037                                 return -ENODEV;
2038                         }
2039                 phy->tssi2dbm = dyn_tssi2dbm;
2040                 phy->dyn_tssi_tbl = 1;
2041         } else {
2042                 /* pabX values not set in SPROM. */
2043                 switch (phy->type) {
2044                 case B43legacy_PHYTYPE_B:
2045                         phy->idle_tssi = 0x34;
2046                         phy->tssi2dbm = b43legacy_tssi2dbm_b_table;
2047                         break;
2048                 case B43legacy_PHYTYPE_G:
2049                         phy->idle_tssi = 0x34;
2050                         phy->tssi2dbm = b43legacy_tssi2dbm_g_table;
2051                         break;
2052                 }
2053         }
2054
2055         return 0;
2056 }
2057
2058 int b43legacy_phy_init(struct b43legacy_wldev *dev)
2059 {
2060         struct b43legacy_phy *phy = &dev->phy;
2061         int err = -ENODEV;
2062
2063         switch (phy->type) {
2064         case B43legacy_PHYTYPE_B:
2065                 switch (phy->rev) {
2066                 case 2:
2067                         b43legacy_phy_initb2(dev);
2068                         err = 0;
2069                         break;
2070                 case 4:
2071                         b43legacy_phy_initb4(dev);
2072                         err = 0;
2073                         break;
2074                 case 5:
2075                         b43legacy_phy_initb5(dev);
2076                         err = 0;
2077                         break;
2078                 case 6:
2079                         b43legacy_phy_initb6(dev);
2080                         err = 0;
2081                         break;
2082                 }
2083                 break;
2084         case B43legacy_PHYTYPE_G:
2085                 b43legacy_phy_initg(dev);
2086                 err = 0;
2087                 break;
2088         }
2089         if (err)
2090                 b43legacyerr(dev->wl, "Unknown PHYTYPE found\n");
2091
2092         return err;
2093 }
2094
2095 void b43legacy_phy_set_antenna_diversity(struct b43legacy_wldev *dev)
2096 {
2097         struct b43legacy_phy *phy = &dev->phy;
2098         u16 antennadiv;
2099         u16 offset;
2100         u16 value;
2101         u32 ucodeflags;
2102
2103         antennadiv = phy->antenna_diversity;
2104
2105         if (antennadiv == 0xFFFF)
2106                 antennadiv = 3;
2107         B43legacy_WARN_ON(antennadiv > 3);
2108
2109         ucodeflags = b43legacy_shm_read32(dev, B43legacy_SHM_SHARED,
2110                                           B43legacy_UCODEFLAGS_OFFSET);
2111         b43legacy_shm_write32(dev, B43legacy_SHM_SHARED,
2112                               B43legacy_UCODEFLAGS_OFFSET,
2113                               ucodeflags & ~B43legacy_UCODEFLAG_AUTODIV);
2114
2115         switch (phy->type) {
2116         case B43legacy_PHYTYPE_G:
2117                 offset = 0x0400;
2118
2119                 if (antennadiv == 2)
2120                         value = (3/*automatic*/ << 7);
2121                 else
2122                         value = (antennadiv << 7);
2123                 b43legacy_phy_write(dev, offset + 1,
2124                                     (b43legacy_phy_read(dev, offset + 1)
2125                                     & 0x7E7F) | value);
2126
2127                 if (antennadiv >= 2) {
2128                         if (antennadiv == 2)
2129                                 value = (antennadiv << 7);
2130                         else
2131                                 value = (0/*force0*/ << 7);
2132                         b43legacy_phy_write(dev, offset + 0x2B,
2133                                             (b43legacy_phy_read(dev,
2134                                             offset + 0x2B)
2135                                             & 0xFEFF) | value);
2136                 }
2137
2138                 if (phy->type == B43legacy_PHYTYPE_G) {
2139                         if (antennadiv >= 2)
2140                                 b43legacy_phy_write(dev, 0x048C,
2141                                                     b43legacy_phy_read(dev,
2142                                                     0x048C) | 0x2000);
2143                         else
2144                                 b43legacy_phy_write(dev, 0x048C,
2145                                                     b43legacy_phy_read(dev,
2146                                                     0x048C) & ~0x2000);
2147                         if (phy->rev >= 2) {
2148                                 b43legacy_phy_write(dev, 0x0461,
2149                                                     b43legacy_phy_read(dev,
2150                                                     0x0461) | 0x0010);
2151                                 b43legacy_phy_write(dev, 0x04AD,
2152                                                     (b43legacy_phy_read(dev,
2153                                                     0x04AD)
2154                                                     & 0x00FF) | 0x0015);
2155                                 if (phy->rev == 2)
2156                                         b43legacy_phy_write(dev, 0x0427,
2157                                                             0x0008);
2158                                 else
2159                                         b43legacy_phy_write(dev, 0x0427,
2160                                                 (b43legacy_phy_read(dev, 0x0427)
2161                                                  & 0x00FF) | 0x0008);
2162                         } else if (phy->rev >= 6)
2163                                 b43legacy_phy_write(dev, 0x049B, 0x00DC);
2164                 } else {
2165                         if (phy->rev < 3)
2166                                 b43legacy_phy_write(dev, 0x002B,
2167                                                     (b43legacy_phy_read(dev,
2168                                                     0x002B) & 0x00FF)
2169                                                     | 0x0024);
2170                         else {
2171                                 b43legacy_phy_write(dev, 0x0061,
2172                                                     b43legacy_phy_read(dev,
2173                                                     0x0061) | 0x0010);
2174                                 if (phy->rev == 3) {
2175                                         b43legacy_phy_write(dev, 0x0093,
2176                                                             0x001D);
2177                                         b43legacy_phy_write(dev, 0x0027,
2178                                                             0x0008);
2179                                 } else {
2180                                         b43legacy_phy_write(dev, 0x0093,
2181                                                             0x003A);
2182                                         b43legacy_phy_write(dev, 0x0027,
2183                                                 (b43legacy_phy_read(dev, 0x0027)
2184                                                  & 0x00FF) | 0x0008);
2185                                 }
2186                         }
2187                 }
2188                 break;
2189         case B43legacy_PHYTYPE_B:
2190                 if (dev->dev->id.revision == 2)
2191                         value = (3/*automatic*/ << 7);
2192                 else
2193                         value = (antennadiv << 7);
2194                 b43legacy_phy_write(dev, 0x03E2,
2195                                     (b43legacy_phy_read(dev, 0x03E2)
2196                                     & 0xFE7F) | value);
2197                 break;
2198         default:
2199                 B43legacy_WARN_ON(1);
2200         }
2201
2202         if (antennadiv >= 2) {
2203                 ucodeflags = b43legacy_shm_read32(dev, B43legacy_SHM_SHARED,
2204                                                   B43legacy_UCODEFLAGS_OFFSET);
2205                 b43legacy_shm_write32(dev, B43legacy_SHM_SHARED,
2206                                       B43legacy_UCODEFLAGS_OFFSET,
2207                                       ucodeflags | B43legacy_UCODEFLAG_AUTODIV);
2208         }
2209
2210         phy->antenna_diversity = antennadiv;
2211 }
2212
2213 /* Set the PowerSavingControlBits.
2214  * Bitvalues:
2215  *   0  => unset the bit
2216  *   1  => set the bit
2217  *   -1 => calculate the bit
2218  */
2219 void b43legacy_power_saving_ctl_bits(struct b43legacy_wldev *dev,
2220                                      int bit25, int bit26)
2221 {
2222         int i;
2223         u32 status;
2224
2225 /* FIXME: Force 25 to off and 26 to on for now: */
2226 bit25 = 0;
2227 bit26 = 1;
2228
2229         if (bit25 == -1) {
2230                 /* TODO: If powersave is not off and FIXME is not set and we
2231                  *      are not in adhoc and thus is not an AP and we arei
2232                  *      associated, set bit 25 */
2233         }
2234         if (bit26 == -1) {
2235                 /* TODO: If the device is awake or this is an AP, or we are
2236                  *      scanning, or FIXME, or we are associated, or FIXME,
2237                  *      or the latest PS-Poll packet sent was successful,
2238                  *      set bit26  */
2239         }
2240         status = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
2241         if (bit25)
2242                 status |= B43legacy_MACCTL_HWPS;
2243         else
2244                 status &= ~B43legacy_MACCTL_HWPS;
2245         if (bit26)
2246                 status |= B43legacy_MACCTL_AWAKE;
2247         else
2248                 status &= ~B43legacy_MACCTL_AWAKE;
2249         b43legacy_write32(dev, B43legacy_MMIO_MACCTL, status);
2250         if (bit26 && dev->dev->id.revision >= 5) {
2251                 for (i = 0; i < 100; i++) {
2252                         if (b43legacy_shm_read32(dev, B43legacy_SHM_SHARED,
2253                                                  0x0040) != 4)
2254                                 break;
2255                         udelay(10);
2256                 }
2257         }
2258 }