2 /*******************************************************************************
4 * Module Name: hwregs - Read/write access functions for the various ACPI
5 * control and status registers.
7 ******************************************************************************/
10 * Copyright (C) 2000 - 2008, Intel Corp.
11 * All rights reserved.
13 * Redistribution and use in source and binary forms, with or without
14 * modification, are permitted provided that the following conditions
16 * 1. Redistributions of source code must retain the above copyright
17 * notice, this list of conditions, and the following disclaimer,
18 * without modification.
19 * 2. Redistributions in binary form must reproduce at minimum a disclaimer
20 * substantially similar to the "NO WARRANTY" disclaimer below
21 * ("Disclaimer") and any redistribution must be conditioned upon
22 * including a substantially similar Disclaimer requirement for further
23 * binary redistribution.
24 * 3. Neither the names of the above-listed copyright holders nor the names
25 * of any contributors may be used to endorse or promote products derived
26 * from this software without specific prior written permission.
28 * Alternatively, this software may be distributed under the terms of the
29 * GNU General Public License ("GPL") version 2 as published by the Free
30 * Software Foundation.
33 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
34 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
35 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR
36 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
37 * HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
38 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
39 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
40 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
41 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
42 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
43 * POSSIBILITY OF SUCH DAMAGES.
46 #include <acpi/acpi.h>
51 #define _COMPONENT ACPI_HARDWARE
52 ACPI_MODULE_NAME("hwregs")
54 /* Local Prototypes */
56 acpi_hw_read_multiple(u32 *value,
57 struct acpi_generic_address *register_a,
58 struct acpi_generic_address *register_b);
61 acpi_hw_write_multiple(u32 value,
62 struct acpi_generic_address *register_a,
63 struct acpi_generic_address *register_b);
65 /*******************************************************************************
67 * FUNCTION: acpi_hw_clear_acpi_status
73 * DESCRIPTION: Clears all fixed and general purpose status bits
74 * THIS FUNCTION MUST BE CALLED WITH INTERRUPTS DISABLED
76 ******************************************************************************/
78 acpi_status acpi_hw_clear_acpi_status(void)
81 acpi_cpu_flags lock_flags = 0;
83 ACPI_FUNCTION_TRACE(hw_clear_acpi_status);
85 ACPI_DEBUG_PRINT((ACPI_DB_IO, "About to write %04X to %04X\n",
86 ACPI_BITMASK_ALL_FIXED_STATUS,
87 (u16) acpi_gbl_xpm1a_status.address));
89 lock_flags = acpi_os_acquire_lock(acpi_gbl_hardware_lock);
91 /* Clear the fixed events */
93 status = acpi_hw_register_write(ACPI_REGISTER_PM1_STATUS,
94 ACPI_BITMASK_ALL_FIXED_STATUS);
95 if (ACPI_FAILURE(status)) {
99 /* Write PM1B register if present */
101 if (acpi_gbl_xpm1b_status.address) {
102 status = acpi_write(ACPI_BITMASK_ALL_FIXED_STATUS,
103 &acpi_gbl_xpm1b_status);
104 if (ACPI_FAILURE(status)) {
105 goto unlock_and_exit;
109 /* Clear the GPE Bits in all GPE registers in all GPE blocks */
111 status = acpi_ev_walk_gpe_list(acpi_hw_clear_gpe_block, NULL);
114 acpi_os_release_lock(acpi_gbl_hardware_lock, lock_flags);
115 return_ACPI_STATUS(status);
118 /*******************************************************************************
120 * FUNCTION: acpi_hw_get_register_bit_mask
122 * PARAMETERS: register_id - Index of ACPI Register to access
124 * RETURN: The bitmask to be used when accessing the register
126 * DESCRIPTION: Map register_id into a register bitmask.
128 ******************************************************************************/
130 struct acpi_bit_register_info *acpi_hw_get_bit_register_info(u32 register_id)
132 ACPI_FUNCTION_ENTRY();
134 if (register_id > ACPI_BITREG_MAX) {
135 ACPI_ERROR((AE_INFO, "Invalid BitRegister ID: %X",
140 return (&acpi_gbl_bit_register_info[register_id]);
143 /******************************************************************************
145 * FUNCTION: acpi_hw_register_read
147 * PARAMETERS: register_id - ACPI Register ID
148 * return_value - Where the register value is returned
150 * RETURN: Status and the value read.
152 * DESCRIPTION: Read from the specified ACPI register
154 ******************************************************************************/
156 acpi_hw_register_read(u32 register_id, u32 * return_value)
161 ACPI_FUNCTION_TRACE(hw_register_read);
163 switch (register_id) {
164 case ACPI_REGISTER_PM1_STATUS: /* PM1 A/B: 16-bit access each */
166 status = acpi_hw_read_multiple(&value,
167 &acpi_gbl_xpm1a_status,
168 &acpi_gbl_xpm1b_status);
171 case ACPI_REGISTER_PM1_ENABLE: /* PM1 A/B: 16-bit access each */
173 status = acpi_hw_read_multiple(&value,
174 &acpi_gbl_xpm1a_enable,
175 &acpi_gbl_xpm1b_enable);
178 case ACPI_REGISTER_PM1_CONTROL: /* PM1 A/B: 16-bit access each */
180 status = acpi_hw_read_multiple(&value,
184 xpm1b_control_block);
187 case ACPI_REGISTER_PM2_CONTROL: /* 8-bit access */
189 status = acpi_read(&value, &acpi_gbl_FADT.xpm2_control_block);
192 case ACPI_REGISTER_PM_TIMER: /* 32-bit access */
194 status = acpi_read(&value, &acpi_gbl_FADT.xpm_timer_block);
197 case ACPI_REGISTER_SMI_COMMAND_BLOCK: /* 8-bit access */
200 acpi_os_read_port(acpi_gbl_FADT.smi_command, &value, 8);
204 ACPI_ERROR((AE_INFO, "Unknown Register ID: %X", register_id));
205 status = AE_BAD_PARAMETER;
209 if (ACPI_SUCCESS(status)) {
210 *return_value = value;
213 return_ACPI_STATUS(status);
216 /******************************************************************************
218 * FUNCTION: acpi_hw_register_write
220 * PARAMETERS: register_id - ACPI Register ID
221 * Value - The value to write
225 * DESCRIPTION: Write to the specified ACPI register
227 * NOTE: In accordance with the ACPI specification, this function automatically
228 * preserves the value of the following bits, meaning that these bits cannot be
229 * changed via this interface:
231 * PM1_CONTROL[0] = SCI_EN
236 * 1) Hardware Ignored Bits: When software writes to a register with ignored
237 * bit fields, it preserves the ignored bit fields
238 * 2) SCI_EN: OSPM always preserves this bit position
240 ******************************************************************************/
242 acpi_status acpi_hw_register_write(u32 register_id, u32 value)
247 ACPI_FUNCTION_TRACE(hw_register_write);
249 switch (register_id) {
250 case ACPI_REGISTER_PM1_STATUS: /* PM1 A/B: 16-bit access each */
252 /* Perform a read first to preserve certain bits (per ACPI spec) */
254 status = acpi_hw_read_multiple(&read_value,
255 &acpi_gbl_xpm1a_status,
256 &acpi_gbl_xpm1b_status);
257 if (ACPI_FAILURE(status)) {
261 /* Insert the bits to be preserved */
263 ACPI_INSERT_BITS(value, ACPI_PM1_STATUS_PRESERVED_BITS,
266 /* Now we can write the data */
268 status = acpi_hw_write_multiple(value,
269 &acpi_gbl_xpm1a_status,
270 &acpi_gbl_xpm1b_status);
273 case ACPI_REGISTER_PM1_ENABLE: /* PM1 A/B: 16-bit access */
275 status = acpi_hw_write_multiple(value,
276 &acpi_gbl_xpm1a_enable,
277 &acpi_gbl_xpm1b_enable);
280 case ACPI_REGISTER_PM1_CONTROL: /* PM1 A/B: 16-bit access each */
283 * Perform a read first to preserve certain bits (per ACPI spec)
284 * Note: This includes SCI_EN, we never want to change this bit
286 status = acpi_hw_read_multiple(&read_value,
290 xpm1b_control_block);
291 if (ACPI_FAILURE(status)) {
295 /* Insert the bits to be preserved */
297 ACPI_INSERT_BITS(value, ACPI_PM1_CONTROL_PRESERVED_BITS,
300 /* Now we can write the data */
302 status = acpi_hw_write_multiple(value,
306 xpm1b_control_block);
309 case ACPI_REGISTER_PM1A_CONTROL: /* 16-bit access */
311 status = acpi_write(value, &acpi_gbl_FADT.xpm1a_control_block);
314 case ACPI_REGISTER_PM1B_CONTROL: /* 16-bit access */
316 status = acpi_write(value, &acpi_gbl_FADT.xpm1b_control_block);
319 case ACPI_REGISTER_PM2_CONTROL: /* 8-bit access */
321 status = acpi_write(value, &acpi_gbl_FADT.xpm2_control_block);
324 case ACPI_REGISTER_PM_TIMER: /* 32-bit access */
326 status = acpi_write(value, &acpi_gbl_FADT.xpm_timer_block);
329 case ACPI_REGISTER_SMI_COMMAND_BLOCK: /* 8-bit access */
331 /* SMI_CMD is currently always in IO space */
334 acpi_os_write_port(acpi_gbl_FADT.smi_command, value, 8);
338 ACPI_ERROR((AE_INFO, "Unknown Register ID: %X", register_id));
339 status = AE_BAD_PARAMETER;
344 return_ACPI_STATUS(status);
347 /******************************************************************************
349 * FUNCTION: acpi_hw_read_multiple
351 * PARAMETERS: Value - Where the register value is returned
352 * register_a - First ACPI register (required)
353 * register_b - Second ACPI register (optional)
357 * DESCRIPTION: Read from the specified two-part ACPI register (such as PM1 A/B)
359 ******************************************************************************/
362 acpi_hw_read_multiple(u32 *value,
363 struct acpi_generic_address *register_a,
364 struct acpi_generic_address *register_b)
370 /* The first register is always required */
372 status = acpi_read(&value_a, register_a);
373 if (ACPI_FAILURE(status)) {
377 /* Second register is optional */
379 if (register_b->address) {
380 status = acpi_read(&value_b, register_b);
381 if (ACPI_FAILURE(status)) {
386 /* Shift the B bits above the A bits */
388 *value = value_a | (value_b << register_a->bit_width);
392 /******************************************************************************
394 * FUNCTION: acpi_hw_write_multiple
396 * PARAMETERS: Value - The value to write
397 * register_a - First ACPI register (required)
398 * register_b - Second ACPI register (optional)
402 * DESCRIPTION: Write to the specified two-part ACPI register (such as PM1 A/B)
404 ******************************************************************************/
407 acpi_hw_write_multiple(u32 value,
408 struct acpi_generic_address *register_a,
409 struct acpi_generic_address *register_b)
413 /* The first register is always required */
415 status = acpi_write(value, register_a);
416 if (ACPI_FAILURE(status)) {
420 /* Second register is optional */
422 if (register_b->address) {
424 /* Normalize the B bits before write */
426 status = acpi_write(value >> register_a->bit_width, register_b);