1 /* linux/arch/arm/mach-s3c2410/s3c2440-irq.c
3 * Copyright (c) 2003,2004 Simtec Electronics
4 * Ben Dooks <ben@simtec.co.uk>
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21 * 25-Jul-2005 BJD Split from irq.c
25 #include <linux/init.h>
26 #include <linux/module.h>
27 #include <linux/interrupt.h>
28 #include <linux/ioport.h>
29 #include <linux/ptrace.h>
30 #include <linux/sysdev.h>
32 #include <asm/hardware.h>
36 #include <asm/mach/irq.h>
38 #include <asm/arch/regs-irq.h>
39 #include <asm/arch/regs-gpio.h>
47 static void s3c_irq_demux_wdtac97(unsigned int irq,
51 unsigned int subsrc, submsk;
52 struct irqdesc *mydesc;
54 /* read the current pending interrupts, and the mask
55 * for what it is available */
57 subsrc = __raw_readl(S3C2410_SUBSRCPND);
58 submsk = __raw_readl(S3C2410_INTSUBMSK);
66 mydesc = irq_desc + IRQ_S3C2440_WDT;
67 desc_handle_irq(IRQ_S3C2440_WDT, mydesc, regs);
70 mydesc = irq_desc + IRQ_S3C2440_AC97;
71 desc_handle_irq(IRQ_S3C2440_AC97, mydesc, regs);
77 #define INTMSK_WDT (1UL << (IRQ_WDT - IRQ_EINT0))
80 s3c_irq_wdtac97_mask(unsigned int irqno)
82 s3c_irqsub_mask(irqno, INTMSK_WDT, 3<<13);
86 s3c_irq_wdtac97_unmask(unsigned int irqno)
88 s3c_irqsub_unmask(irqno, INTMSK_WDT);
92 s3c_irq_wdtac97_ack(unsigned int irqno)
94 s3c_irqsub_maskack(irqno, INTMSK_WDT, 3<<13);
97 static struct irqchip s3c_irq_wdtac97 = {
98 .mask = s3c_irq_wdtac97_mask,
99 .unmask = s3c_irq_wdtac97_unmask,
100 .ack = s3c_irq_wdtac97_ack,
103 static int s3c2440_irq_add(struct sys_device *sysdev)
107 printk("S3C2440: IRQ Support\n");
109 /* add new chained handler for wdt, ac7 */
111 set_irq_chip(IRQ_WDT, &s3c_irq_level_chip);
112 set_irq_handler(IRQ_WDT, do_level_IRQ);
113 set_irq_chained_handler(IRQ_WDT, s3c_irq_demux_wdtac97);
115 for (irqno = IRQ_S3C2440_WDT; irqno <= IRQ_S3C2440_AC97; irqno++) {
116 set_irq_chip(irqno, &s3c_irq_wdtac97);
117 set_irq_handler(irqno, do_level_IRQ);
118 set_irq_flags(irqno, IRQF_VALID);
124 static struct sysdev_driver s3c2440_irq_driver = {
125 .add = s3c2440_irq_add,
128 static int s3c2440_irq_init(void)
130 return sysdev_driver_register(&s3c2440_sysclass, &s3c2440_irq_driver);
133 arch_initcall(s3c2440_irq_init);