2 * linux/arch/arm/mach-pxa/littleton.c
4 * Support for the Marvell Littleton Development Platform.
6 * Author: Jason Chagas (largely modified code)
7 * Created: Nov 20, 2006
8 * Copyright: (C) Copyright 2006 Marvell International Ltd.
10 * 2007-11-22 modified to align with latest kernel
11 * eric miao <eric.miao@marvell.com>
13 * This program is free software; you can redistribute it and/or modify
14 * it under the terms of the GNU General Public License version 2 as
15 * publishhed by the Free Software Foundation.
18 #include <linux/init.h>
19 #include <linux/interrupt.h>
20 #include <linux/delay.h>
21 #include <linux/platform_device.h>
22 #include <linux/clk.h>
23 #include <linux/smc91x.h>
25 #include <asm/types.h>
26 #include <asm/setup.h>
27 #include <asm/memory.h>
28 #include <asm/mach-types.h>
29 #include <mach/hardware.h>
32 #include <asm/mach/arch.h>
33 #include <asm/mach/map.h>
34 #include <asm/mach/irq.h>
36 #include <mach/pxa-regs.h>
37 #include <mach/mfp-pxa300.h>
38 #include <mach/gpio.h>
39 #include <mach/pxafb.h>
41 #include <mach/pxa27x_keypad.h>
42 #include <mach/pxa3xx_nand.h>
43 #include <mach/littleton.h>
47 /* Littleton MFP configurations */
48 static mfp_cfg_t littleton_mfp_cfg[] __initdata = {
97 static struct resource smc91x_resources[] = {
99 .start = (LITTLETON_ETH_PHYS + 0x300),
100 .end = (LITTLETON_ETH_PHYS + 0xfffff),
101 .flags = IORESOURCE_MEM,
104 .start = IRQ_GPIO(mfp_to_gpio(MFP_PIN_GPIO90)),
105 .end = IRQ_GPIO(mfp_to_gpio(MFP_PIN_GPIO90)),
106 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWEDGE,
110 static struct smc91x_platdata littleton_smc91x_info = {
111 .flags = SMC91X_USE_8BIT | SMC91X_USE_16BIT |
112 SMC91X_NOWAIT | SMC91X_USE_DMA,
115 static struct platform_device smc91x_device = {
118 .num_resources = ARRAY_SIZE(smc91x_resources),
119 .resource = smc91x_resources,
121 .platform_data = &littleton_smc91x_info,
125 #if defined(CONFIG_FB_PXA) || defined(CONFIG_FB_PXA_MODULE)
126 /* use bit 30, 31 as the indicator of command parameter number */
127 #define CMD0(x) ((0x00000000) | ((x) << 9))
128 #define CMD1(x, x1) ((0x40000000) | ((x) << 9) | 0x100 | (x1))
129 #define CMD2(x, x1, x2) ((0x80000000) | ((x) << 18) | 0x20000 |\
130 ((x1) << 9) | 0x100 | (x2))
132 static uint32_t lcd_panel_reset[] = {
133 CMD0(0x1), /* reset */
139 static uint32_t lcd_panel_on[] = {
140 CMD0(0x29), /* Display ON */
141 CMD2(0xB8, 0xFF, 0xF9), /* Output Control */
142 CMD0(0x11), /* Sleep out */
143 CMD1(0xB0, 0x16), /* Wake */
146 static uint32_t lcd_panel_off[] = {
147 CMD0(0x28), /* Display OFF */
148 CMD2(0xB8, 0x80, 0x02), /* Output Control */
149 CMD0(0x10), /* Sleep in */
150 CMD1(0xB0, 0x00), /* Deep stand by in */
153 static uint32_t lcd_vga_pass_through[] = {
161 static uint32_t lcd_qvga_pass_through[] = {
169 static uint32_t lcd_vga_transfer[] = {
170 CMD1(0xcf, 0x02), /* Blanking period control (1) */
171 CMD2(0xd0, 0x08, 0x04), /* Blanking period control (2) */
172 CMD1(0xd1, 0x01), /* CKV timing control on/off */
173 CMD2(0xd2, 0x14, 0x00), /* CKV 1,2 timing control */
174 CMD2(0xd3, 0x1a, 0x0f), /* OEV timing control */
175 CMD2(0xd4, 0x1f, 0xaf), /* ASW timing control (1) */
176 CMD1(0xd5, 0x14), /* ASW timing control (2) */
177 CMD0(0x21), /* Invert for normally black display */
178 CMD0(0x29), /* Display on */
181 static uint32_t lcd_qvga_transfer[] = {
182 CMD1(0xd6, 0x02), /* Blanking period control (1) */
183 CMD2(0xd7, 0x08, 0x04), /* Blanking period control (2) */
184 CMD1(0xd8, 0x01), /* CKV timing control on/off */
185 CMD2(0xd9, 0x00, 0x08), /* CKV 1,2 timing control */
186 CMD2(0xde, 0x05, 0x0a), /* OEV timing control */
187 CMD2(0xdf, 0x0a, 0x19), /* ASW timing control (1) */
188 CMD1(0xe0, 0x0a), /* ASW timing control (2) */
189 CMD0(0x21), /* Invert for normally black display */
190 CMD0(0x29), /* Display on */
193 static uint32_t lcd_panel_config[] = {
194 CMD2(0xb8, 0xff, 0xf9), /* Output control */
195 CMD0(0x11), /* sleep out */
196 CMD1(0xba, 0x01), /* Display mode (1) */
197 CMD1(0xbb, 0x00), /* Display mode (2) */
198 CMD1(0x3a, 0x60), /* Display mode 18-bit RGB */
199 CMD1(0xbf, 0x10), /* Drive system change control */
200 CMD1(0xb1, 0x56), /* Booster operation setup */
201 CMD1(0xb2, 0x33), /* Booster mode setup */
202 CMD1(0xb3, 0x11), /* Booster frequency setup */
203 CMD1(0xb4, 0x02), /* Op amp/system clock */
204 CMD1(0xb5, 0x35), /* VCS voltage */
205 CMD1(0xb6, 0x40), /* VCOM voltage */
206 CMD1(0xb7, 0x03), /* External display signal */
207 CMD1(0xbd, 0x00), /* ASW slew rate */
208 CMD1(0xbe, 0x00), /* Dummy data for QuadData operation */
209 CMD1(0xc0, 0x11), /* Sleep out FR count (A) */
210 CMD1(0xc1, 0x11), /* Sleep out FR count (B) */
211 CMD1(0xc2, 0x11), /* Sleep out FR count (C) */
212 CMD2(0xc3, 0x20, 0x40), /* Sleep out FR count (D) */
213 CMD2(0xc4, 0x60, 0xc0), /* Sleep out FR count (E) */
214 CMD2(0xc5, 0x10, 0x20), /* Sleep out FR count (F) */
215 CMD1(0xc6, 0xc0), /* Sleep out FR count (G) */
216 CMD2(0xc7, 0x33, 0x43), /* Gamma 1 fine tuning (1) */
217 CMD1(0xc8, 0x44), /* Gamma 1 fine tuning (2) */
218 CMD1(0xc9, 0x33), /* Gamma 1 inclination adjustment */
219 CMD1(0xca, 0x00), /* Gamma 1 blue offset adjustment */
220 CMD2(0xec, 0x01, 0xf0), /* Horizontal clock cycles */
223 static void ssp_reconfig(struct ssp_dev *dev, int nparam)
225 static int last_nparam = -1;
227 /* check if it is necessary to re-config SSP */
228 if (nparam == last_nparam)
232 ssp_config(dev, (nparam == 2) ? 0x0010058a : 0x00100581, 0x18, 0, 0);
234 last_nparam = nparam;
237 static void ssp_send_cmd(uint32_t *cmd, int num)
239 static int ssp_initialized;
240 static struct ssp_dev ssp2;
244 if (!ssp_initialized) {
245 ssp_init(&ssp2, 2, SSP_NO_IRQ);
249 clk_enable(ssp2.ssp->clk);
250 for (i = 0; i < num; i++, cmd++) {
251 ssp_reconfig(&ssp2, (*cmd >> 30) & 0x3);
252 ssp_write_word(&ssp2, *cmd & 0x3fffffff);
254 /* FIXME: ssp_flush() is mandatory here to work */
257 clk_disable(ssp2.ssp->clk);
260 static void littleton_lcd_power(int on, struct fb_var_screeninfo *var)
263 ssp_send_cmd(ARRAY_AND_SIZE(lcd_panel_on));
264 ssp_send_cmd(ARRAY_AND_SIZE(lcd_panel_reset));
265 if (var->xres > 240) {
267 ssp_send_cmd(ARRAY_AND_SIZE(lcd_vga_pass_through));
268 ssp_send_cmd(ARRAY_AND_SIZE(lcd_panel_config));
269 ssp_send_cmd(ARRAY_AND_SIZE(lcd_vga_transfer));
272 ssp_send_cmd(ARRAY_AND_SIZE(lcd_qvga_pass_through));
273 ssp_send_cmd(ARRAY_AND_SIZE(lcd_panel_config));
274 ssp_send_cmd(ARRAY_AND_SIZE(lcd_qvga_transfer));
277 ssp_send_cmd(ARRAY_AND_SIZE(lcd_panel_off));
280 static struct pxafb_mode_info tpo_tdo24mtea1_modes[] = {
311 static struct pxafb_mach_info littleton_lcd_info = {
312 .modes = tpo_tdo24mtea1_modes,
314 .lcd_conn = LCD_COLOR_TFT_16BPP,
315 .pxafb_lcd_power = littleton_lcd_power,
318 static void littleton_init_lcd(void)
320 set_pxa_fb_info(&littleton_lcd_info);
323 static inline void littleton_init_lcd(void) {};
324 #endif /* CONFIG_FB_PXA || CONFIG_FB_PXA_MODULE */
326 #if defined(CONFIG_KEYBOARD_PXA27x) || defined(CONFIG_KEYBOARD_PXA27x_MODULE)
327 static unsigned int littleton_matrix_key_map[] = {
328 /* KEY(row, col, key_code) */
329 KEY(1, 3, KEY_0), KEY(0, 0, KEY_1), KEY(1, 0, KEY_2), KEY(2, 0, KEY_3),
330 KEY(0, 1, KEY_4), KEY(1, 1, KEY_5), KEY(2, 1, KEY_6), KEY(0, 2, KEY_7),
331 KEY(1, 2, KEY_8), KEY(2, 2, KEY_9),
333 KEY(0, 3, KEY_KPASTERISK), /* * */
334 KEY(2, 3, KEY_KPDOT), /* # */
336 KEY(5, 4, KEY_ENTER),
341 KEY(5, 3, KEY_RIGHT),
347 KEY(4, 2, KEY_VOLUMEUP),
348 KEY(4, 3, KEY_VOLUMEDOWN),
350 KEY(3, 0, KEY_F22), /* soft1 */
351 KEY(3, 1, KEY_F23), /* soft2 */
354 static struct pxa27x_keypad_platform_data littleton_keypad_info = {
355 .matrix_key_rows = 6,
356 .matrix_key_cols = 5,
357 .matrix_key_map = littleton_matrix_key_map,
358 .matrix_key_map_size = ARRAY_SIZE(littleton_matrix_key_map),
361 .rotary0_up_key = KEY_UP,
362 .rotary0_down_key = KEY_DOWN,
364 .debounce_interval = 30,
366 static void __init littleton_init_keypad(void)
368 pxa_set_keypad_info(&littleton_keypad_info);
371 static inline void littleton_init_keypad(void) {}
374 #if defined(CONFIG_MTD_NAND_PXA3xx) || defined(CONFIG_MTD_NAND_PXA3xx_MODULE)
375 static struct mtd_partition littleton_nand_partitions[] = {
377 .name = "Bootloader",
380 .mask_flags = MTD_WRITEABLE, /* force read-only */
386 .mask_flags = MTD_WRITEABLE, /* force read-only */
389 .name = "Filesystem",
391 .size = 0x3000000, /* 48M - rootfs */
394 .name = "MassStorage",
402 .mask_flags = MTD_WRITEABLE, /* force read-only */
404 /* NOTE: we reserve some blocks at the end of the NAND flash for
405 * bad block management, and the max number of relocation blocks
406 * differs on different platforms. Please take care with it when
407 * defining the partition table.
411 static struct pxa3xx_nand_platform_data littleton_nand_info = {
413 .parts = littleton_nand_partitions,
414 .nr_parts = ARRAY_SIZE(littleton_nand_partitions),
417 static void __init littleton_init_nand(void)
419 pxa3xx_set_nand_info(&littleton_nand_info);
422 static inline void littleton_init_nand(void) {}
423 #endif /* CONFIG_MTD_NAND_PXA3xx || CONFIG_MTD_NAND_PXA3xx_MODULE */
425 static void __init littleton_init(void)
427 /* initialize MFP configurations */
428 pxa3xx_mfp_config(ARRAY_AND_SIZE(littleton_mfp_cfg));
431 * Note: we depend bootloader set the correct
432 * value to MSC register for SMC91x.
434 platform_device_register(&smc91x_device);
436 littleton_init_lcd();
437 littleton_init_keypad();
438 littleton_init_nand();
441 MACHINE_START(LITTLETON, "Marvell Form Factor Development Platform (aka Littleton)")
442 .phys_io = 0x40000000,
443 .boot_params = 0xa0000100,
444 .io_pg_offst = (io_p2v(0x40000000) >> 18) & 0xfffc,
445 .map_io = pxa_map_io,
446 .init_irq = pxa3xx_init_irq,
448 .init_machine = littleton_init,