3 * Copyright 2004 BEAM Ltd.
4 * Copyright 2002 Tungsten Graphics, Inc.
5 * Copyright 2005 Thomas Hellstrom.
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the "Software"),
10 * to deal in the Software without restriction, including without limitation
11 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
12 * and/or sell copies of the Software, and to permit persons to whom the
13 * Software is furnished to do so, subject to the following conditions:
15 * The above copyright notice and this permission notice (including the next
16 * paragraph) shall be included in all copies or substantial portions of the
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * BEAM LTD, TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
24 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
25 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
26 * DEALINGS IN THE SOFTWARE.
29 * Terry Barnaby <terry1@beam.ltd.uk>
30 * Keith Whitwell <keith@tungstengraphics.com>
31 * Thomas Hellstrom <unichrome@shipmail.org>
33 * This code provides standard DRM access to the Via Unichrome / Pro Vertical blank
34 * interrupt, as well as an infrastructure to handle other interrupts of the chip.
35 * The refresh rate is also calculated for video playback sync purposes.
43 #define VIA_REG_INTERRUPT 0x200
45 /* VIA_REG_INTERRUPT */
46 #define VIA_IRQ_GLOBAL (1 << 31)
47 #define VIA_IRQ_VBLANK_ENABLE (1 << 19)
48 #define VIA_IRQ_VBLANK_PENDING (1 << 3)
49 #define VIA_IRQ_HQV0_ENABLE (1 << 11)
50 #define VIA_IRQ_HQV1_ENABLE (1 << 25)
51 #define VIA_IRQ_HQV0_PENDING (1 << 9)
52 #define VIA_IRQ_HQV1_PENDING (1 << 10)
53 #define VIA_IRQ_DMA0_DD_ENABLE (1 << 20)
54 #define VIA_IRQ_DMA0_TD_ENABLE (1 << 21)
55 #define VIA_IRQ_DMA1_DD_ENABLE (1 << 22)
56 #define VIA_IRQ_DMA1_TD_ENABLE (1 << 23)
57 #define VIA_IRQ_DMA0_DD_PENDING (1 << 4)
58 #define VIA_IRQ_DMA0_TD_PENDING (1 << 5)
59 #define VIA_IRQ_DMA1_DD_PENDING (1 << 6)
60 #define VIA_IRQ_DMA1_TD_PENDING (1 << 7)
64 * Device-specific IRQs go here. This type might need to be extended with
65 * the register if there are multiple IRQ control registers.
66 * Currently we activate the HQV interrupts of Unichrome Pro group A.
69 static maskarray_t via_pro_group_a_irqs[] = {
70 {VIA_IRQ_HQV0_ENABLE, VIA_IRQ_HQV0_PENDING, 0x000003D0, 0x00008010,
72 {VIA_IRQ_HQV1_ENABLE, VIA_IRQ_HQV1_PENDING, 0x000013D0, 0x00008010,
74 {VIA_IRQ_DMA0_TD_ENABLE, VIA_IRQ_DMA0_TD_PENDING, VIA_PCI_DMA_CSR0,
75 VIA_DMA_CSR_TA | VIA_DMA_CSR_TD, 0x00000008},
76 {VIA_IRQ_DMA1_TD_ENABLE, VIA_IRQ_DMA1_TD_PENDING, VIA_PCI_DMA_CSR1,
77 VIA_DMA_CSR_TA | VIA_DMA_CSR_TD, 0x00000008},
79 static int via_num_pro_group_a =
80 sizeof(via_pro_group_a_irqs) / sizeof(maskarray_t);
81 static int via_irqmap_pro_group_a[] = {0, 1, -1, 2, -1, 3};
83 static maskarray_t via_unichrome_irqs[] = {
84 {VIA_IRQ_DMA0_TD_ENABLE, VIA_IRQ_DMA0_TD_PENDING, VIA_PCI_DMA_CSR0,
85 VIA_DMA_CSR_TA | VIA_DMA_CSR_TD, 0x00000008},
86 {VIA_IRQ_DMA1_TD_ENABLE, VIA_IRQ_DMA1_TD_PENDING, VIA_PCI_DMA_CSR1,
87 VIA_DMA_CSR_TA | VIA_DMA_CSR_TD, 0x00000008}
89 static int via_num_unichrome = sizeof(via_unichrome_irqs) / sizeof(maskarray_t);
90 static int via_irqmap_unichrome[] = {-1, -1, -1, 0, -1, 1};
92 static unsigned time_diff(struct timeval *now, struct timeval *then)
94 return (now->tv_usec >= then->tv_usec) ?
95 now->tv_usec - then->tv_usec :
96 1000000 - (then->tv_usec - now->tv_usec);
99 irqreturn_t via_driver_irq_handler(DRM_IRQ_ARGS)
101 drm_device_t *dev = (drm_device_t *) arg;
102 drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private;
105 struct timeval cur_vblank;
106 drm_via_irq_t *cur_irq = dev_priv->via_irqs;
109 status = VIA_READ(VIA_REG_INTERRUPT);
110 if (status & VIA_IRQ_VBLANK_PENDING) {
111 atomic_inc(&dev->vbl_received);
112 if (!(atomic_read(&dev->vbl_received) & 0x0F)) {
113 do_gettimeofday(&cur_vblank);
114 if (dev_priv->last_vblank_valid) {
115 dev_priv->usec_per_vblank =
116 time_diff(&cur_vblank,
117 &dev_priv->last_vblank) >> 4;
119 dev_priv->last_vblank = cur_vblank;
120 dev_priv->last_vblank_valid = 1;
122 if (!(atomic_read(&dev->vbl_received) & 0xFF)) {
123 DRM_DEBUG("US per vblank is: %u\n",
124 dev_priv->usec_per_vblank);
126 DRM_WAKEUP(&dev->vbl_queue);
127 drm_vbl_send_signals(dev);
131 for (i = 0; i < dev_priv->num_irqs; ++i) {
132 if (status & cur_irq->pending_mask) {
133 atomic_inc(&cur_irq->irq_received);
134 DRM_WAKEUP(&cur_irq->irq_queue);
136 if (dev_priv->irq_map[drm_via_irq_dma0_td] == i) {
137 via_dmablit_handler(dev, 0, 1);
138 } else if (dev_priv->irq_map[drm_via_irq_dma1_td] == i) {
139 via_dmablit_handler(dev, 1, 1);
145 /* Acknowlege interrupts */
146 VIA_WRITE(VIA_REG_INTERRUPT, status);
154 static __inline__ void viadrv_acknowledge_irqs(drm_via_private_t * dev_priv)
159 /* Acknowlege interrupts */
160 status = VIA_READ(VIA_REG_INTERRUPT);
161 VIA_WRITE(VIA_REG_INTERRUPT, status |
162 dev_priv->irq_pending_mask);
166 int via_driver_vblank_wait(drm_device_t * dev, unsigned int *sequence)
168 drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private;
169 unsigned int cur_vblank;
172 DRM_DEBUG("viadrv_vblank_wait\n");
174 DRM_ERROR("%s called with no initialization\n", __FUNCTION__);
178 viadrv_acknowledge_irqs(dev_priv);
180 /* Assume that the user has missed the current sequence number
181 * by about a day rather than she wants to wait for years
182 * using vertical blanks...
185 DRM_WAIT_ON(ret, dev->vbl_queue, 3 * DRM_HZ,
186 (((cur_vblank = atomic_read(&dev->vbl_received)) -
187 *sequence) <= (1 << 23)));
189 *sequence = cur_vblank;
194 via_driver_irq_wait(drm_device_t * dev, unsigned int irq, int force_sequence,
195 unsigned int *sequence)
197 drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private;
198 unsigned int cur_irq_sequence;
199 drm_via_irq_t *cur_irq;
204 DRM_DEBUG("%s\n", __FUNCTION__);
207 DRM_ERROR("%s called with no initialization\n", __FUNCTION__);
208 return DRM_ERR(EINVAL);
211 if (irq >= drm_via_irq_num) {
212 DRM_ERROR("%s Trying to wait on unknown irq %d\n", __FUNCTION__,
214 return DRM_ERR(EINVAL);
217 real_irq = dev_priv->irq_map[irq];
220 DRM_ERROR("%s Video IRQ %d not available on this hardware.\n",
222 return DRM_ERR(EINVAL);
225 masks = dev_priv->irq_masks;
226 cur_irq = dev_priv->via_irqs + real_irq;
228 if (masks[real_irq][2] && !force_sequence) {
229 DRM_WAIT_ON(ret, cur_irq->irq_queue, 3 * DRM_HZ,
230 ((VIA_READ(masks[irq][2]) & masks[irq][3]) ==
232 cur_irq_sequence = atomic_read(&cur_irq->irq_received);
234 DRM_WAIT_ON(ret, cur_irq->irq_queue, 3 * DRM_HZ,
235 (((cur_irq_sequence =
236 atomic_read(&cur_irq->irq_received)) -
237 *sequence) <= (1 << 23)));
239 *sequence = cur_irq_sequence;
247 void via_driver_irq_preinstall(drm_device_t * dev)
249 drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private;
251 drm_via_irq_t *cur_irq;
254 DRM_DEBUG("driver_irq_preinstall: dev_priv: %p\n", dev_priv);
256 cur_irq = dev_priv->via_irqs;
258 dev_priv->irq_enable_mask = VIA_IRQ_VBLANK_ENABLE;
259 dev_priv->irq_pending_mask = VIA_IRQ_VBLANK_PENDING;
261 dev_priv->irq_masks = (dev_priv->pro_group_a) ?
262 via_pro_group_a_irqs : via_unichrome_irqs;
263 dev_priv->num_irqs = (dev_priv->pro_group_a) ?
264 via_num_pro_group_a : via_num_unichrome;
265 dev_priv->irq_map = (dev_priv->pro_group_a) ?
266 via_irqmap_pro_group_a : via_irqmap_unichrome;
268 for (i = 0; i < dev_priv->num_irqs; ++i) {
269 atomic_set(&cur_irq->irq_received, 0);
270 cur_irq->enable_mask = dev_priv->irq_masks[i][0];
271 cur_irq->pending_mask = dev_priv->irq_masks[i][1];
272 DRM_INIT_WAITQUEUE(&cur_irq->irq_queue);
273 dev_priv->irq_enable_mask |= cur_irq->enable_mask;
274 dev_priv->irq_pending_mask |= cur_irq->pending_mask;
277 DRM_DEBUG("Initializing IRQ %d\n", i);
280 dev_priv->last_vblank_valid = 0;
282 /* Clear VSync interrupt regs */
283 status = VIA_READ(VIA_REG_INTERRUPT);
284 VIA_WRITE(VIA_REG_INTERRUPT, status &
285 ~(dev_priv->irq_enable_mask));
287 /* Clear bits if they're already high */
288 viadrv_acknowledge_irqs(dev_priv);
292 void via_driver_irq_postinstall(drm_device_t * dev)
294 drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private;
297 DRM_DEBUG("via_driver_irq_postinstall\n");
299 status = VIA_READ(VIA_REG_INTERRUPT);
300 VIA_WRITE(VIA_REG_INTERRUPT, status | VIA_IRQ_GLOBAL
301 | dev_priv->irq_enable_mask);
303 /* Some magic, oh for some data sheets ! */
305 VIA_WRITE8(0x83d4, 0x11);
306 VIA_WRITE8(0x83d5, VIA_READ8(0x83d5) | 0x30);
311 void via_driver_irq_uninstall(drm_device_t * dev)
313 drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private;
316 DRM_DEBUG("driver_irq_uninstall)\n");
319 /* Some more magic, oh for some data sheets ! */
321 VIA_WRITE8(0x83d4, 0x11);
322 VIA_WRITE8(0x83d5, VIA_READ8(0x83d5) & ~0x30);
324 status = VIA_READ(VIA_REG_INTERRUPT);
325 VIA_WRITE(VIA_REG_INTERRUPT, status &
326 ~(VIA_IRQ_VBLANK_ENABLE | dev_priv->irq_enable_mask));
330 int via_wait_irq(DRM_IOCTL_ARGS)
333 drm_via_irqwait_t __user *argp = (void __user *)data;
334 drm_via_irqwait_t irqwait;
337 drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private;
338 drm_via_irq_t *cur_irq = dev_priv->via_irqs;
342 return DRM_ERR(EINVAL);
344 DRM_COPY_FROM_USER_IOCTL(irqwait, argp, sizeof(irqwait));
345 if (irqwait.request.irq >= dev_priv->num_irqs) {
346 DRM_ERROR("%s Trying to wait on unknown irq %d\n", __FUNCTION__,
347 irqwait.request.irq);
348 return DRM_ERR(EINVAL);
351 cur_irq += irqwait.request.irq;
353 switch (irqwait.request.type & ~VIA_IRQ_FLAGS_MASK) {
354 case VIA_IRQ_RELATIVE:
355 irqwait.request.sequence += atomic_read(&cur_irq->irq_received);
356 irqwait.request.type &= ~_DRM_VBLANK_RELATIVE;
357 case VIA_IRQ_ABSOLUTE:
360 return DRM_ERR(EINVAL);
363 if (irqwait.request.type & VIA_IRQ_SIGNAL) {
364 DRM_ERROR("%s Signals on Via IRQs not implemented yet.\n",
366 return DRM_ERR(EINVAL);
369 force_sequence = (irqwait.request.type & VIA_IRQ_FORCE_SEQUENCE);
371 ret = via_driver_irq_wait(dev, irqwait.request.irq, force_sequence,
372 &irqwait.request.sequence);
373 do_gettimeofday(&now);
374 irqwait.reply.tval_sec = now.tv_sec;
375 irqwait.reply.tval_usec = now.tv_usec;
377 DRM_COPY_TO_USER_IOCTL(argp, irqwait, sizeof(irqwait));