2 * arch/arm/mach-at91rm9200/at91sam9261.c
4 * Copyright (C) 2005 SAN People
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
13 #include <linux/module.h>
15 #include <asm/mach/arch.h>
16 #include <asm/mach/map.h>
17 #include <asm/arch/at91sam9261.h>
18 #include <asm/arch/at91_pmc.h>
23 static struct map_desc at91sam9261_io_desc[] __initdata = {
25 .virtual = AT91_VA_BASE_SYS,
26 .pfn = __phys_to_pfn(AT91_BASE_SYS),
30 .virtual = AT91_IO_VIRT_BASE - AT91SAM9261_SRAM_SIZE,
31 .pfn = __phys_to_pfn(AT91SAM9261_SRAM_BASE),
32 .length = AT91SAM9261_SRAM_SIZE,
37 /* --------------------------------------------------------------------
39 * -------------------------------------------------------------------- */
42 * The peripheral clocks.
44 static struct clk pioA_clk = {
46 .pmc_mask = 1 << AT91SAM9261_ID_PIOA,
47 .type = CLK_TYPE_PERIPHERAL,
49 static struct clk pioB_clk = {
51 .pmc_mask = 1 << AT91SAM9261_ID_PIOB,
52 .type = CLK_TYPE_PERIPHERAL,
54 static struct clk pioC_clk = {
56 .pmc_mask = 1 << AT91SAM9261_ID_PIOC,
57 .type = CLK_TYPE_PERIPHERAL,
59 static struct clk usart0_clk = {
61 .pmc_mask = 1 << AT91SAM9261_ID_US0,
62 .type = CLK_TYPE_PERIPHERAL,
64 static struct clk usart1_clk = {
66 .pmc_mask = 1 << AT91SAM9261_ID_US1,
67 .type = CLK_TYPE_PERIPHERAL,
69 static struct clk usart2_clk = {
71 .pmc_mask = 1 << AT91SAM9261_ID_US2,
72 .type = CLK_TYPE_PERIPHERAL,
74 static struct clk mmc_clk = {
76 .pmc_mask = 1 << AT91SAM9261_ID_MCI,
77 .type = CLK_TYPE_PERIPHERAL,
79 static struct clk udc_clk = {
81 .pmc_mask = 1 << AT91SAM9261_ID_UDP,
82 .type = CLK_TYPE_PERIPHERAL,
84 static struct clk twi_clk = {
86 .pmc_mask = 1 << AT91SAM9261_ID_TWI,
87 .type = CLK_TYPE_PERIPHERAL,
89 static struct clk spi0_clk = {
91 .pmc_mask = 1 << AT91SAM9261_ID_SPI0,
92 .type = CLK_TYPE_PERIPHERAL,
94 static struct clk spi1_clk = {
96 .pmc_mask = 1 << AT91SAM9261_ID_SPI1,
97 .type = CLK_TYPE_PERIPHERAL,
99 static struct clk ohci_clk = {
101 .pmc_mask = 1 << AT91SAM9261_ID_UHP,
102 .type = CLK_TYPE_PERIPHERAL,
104 static struct clk lcdc_clk = {
106 .pmc_mask = 1 << AT91SAM9261_ID_LCDC,
107 .type = CLK_TYPE_PERIPHERAL,
110 static struct clk *periph_clocks[] __initdata = {
130 * The four programmable clocks.
131 * You must configure pin multiplexing to bring these signals out.
133 static struct clk pck0 = {
135 .pmc_mask = AT91_PMC_PCK0,
136 .type = CLK_TYPE_PROGRAMMABLE,
139 static struct clk pck1 = {
141 .pmc_mask = AT91_PMC_PCK1,
142 .type = CLK_TYPE_PROGRAMMABLE,
145 static struct clk pck2 = {
147 .pmc_mask = AT91_PMC_PCK2,
148 .type = CLK_TYPE_PROGRAMMABLE,
151 static struct clk pck3 = {
153 .pmc_mask = AT91_PMC_PCK3,
154 .type = CLK_TYPE_PROGRAMMABLE,
159 static struct clk hck0 = {
161 .pmc_mask = AT91_PMC_HCK0,
162 .type = CLK_TYPE_SYSTEM,
165 static struct clk hck1 = {
167 .pmc_mask = AT91_PMC_HCK1,
168 .type = CLK_TYPE_SYSTEM,
172 static void __init at91sam9261_register_clocks(void)
176 for (i = 0; i < ARRAY_SIZE(periph_clocks); i++)
177 clk_register(periph_clocks[i]);
188 /* --------------------------------------------------------------------
190 * -------------------------------------------------------------------- */
192 static struct at91_gpio_bank at91sam9261_gpio[] = {
194 .id = AT91SAM9261_ID_PIOA,
198 .id = AT91SAM9261_ID_PIOB,
202 .id = AT91SAM9261_ID_PIOC,
208 static void at91sam9261_reset(void)
210 #warning "Implement CPU reset"
214 /* --------------------------------------------------------------------
215 * AT91SAM9261 processor initialization
216 * -------------------------------------------------------------------- */
218 void __init at91sam9261_initialize(unsigned long main_clock)
220 /* Map peripherals */
221 iotable_init(at91sam9261_io_desc, ARRAY_SIZE(at91sam9261_io_desc));
223 at91_arch_reset = at91sam9261_reset;
224 at91_extern_irq = (1 << AT91SAM9261_ID_IRQ0) | (1 << AT91SAM9261_ID_IRQ1)
225 | (1 << AT91SAM9261_ID_IRQ2);
227 /* Init clock subsystem */
228 at91_clock_init(main_clock);
230 /* Register the processor-specific clocks */
231 at91sam9261_register_clocks();
233 /* Register GPIO subsystem */
234 at91_gpio_init(at91sam9261_gpio, 3);
237 /* --------------------------------------------------------------------
238 * Interrupt initialization
239 * -------------------------------------------------------------------- */
242 * The default interrupt priority levels (0 = lowest, 7 = highest).
244 static unsigned int at91sam9261_default_irq_priority[NR_AIC_IRQS] __initdata = {
245 7, /* Advanced Interrupt Controller */
246 7, /* System Peripherals */
247 0, /* Parallel IO Controller A */
248 0, /* Parallel IO Controller B */
249 0, /* Parallel IO Controller C */
254 0, /* Multimedia Card Interface */
255 4, /* USB Device Port */
256 0, /* Two-Wire Interface */
257 6, /* Serial Peripheral Interface 0 */
258 6, /* Serial Peripheral Interface 1 */
259 5, /* Serial Synchronous Controller 0 */
260 5, /* Serial Synchronous Controller 1 */
261 5, /* Serial Synchronous Controller 2 */
262 0, /* Timer Counter 0 */
263 0, /* Timer Counter 1 */
264 0, /* Timer Counter 2 */
265 3, /* USB Host port */
266 3, /* LCD Controller */
274 0, /* Advanced Interrupt Controller */
275 0, /* Advanced Interrupt Controller */
276 0, /* Advanced Interrupt Controller */
279 void __init at91sam9261_init_interrupts(unsigned int priority[NR_AIC_IRQS])
282 priority = at91sam9261_default_irq_priority;
284 /* Initialize the AIC interrupt controller */
285 at91_aic_init(priority);
287 /* Enable GPIO interrupts */
288 at91_gpio_irq_setup();