git.oblomov.eu Git - linux-2.6/blob - drivers/net/jme.c

   1 /*
   2  * JMicron JMC2x0 series PCIe Ethernet Linux Device Driver
   3  *
   4  * Copyright 2008 JMicron Technology Corporation
   5  * http://www.jmicron.com/
   6  *
   7  * Author: Guo-Fu Tseng <cooldavid@cooldavid.org>
   8  *
   9  * This program is free software; you can redistribute it and/or modify
  10  * it under the terms of the GNU General Public License as published by
  11  * the Free Software Foundation; either version 2 of the License.
  12  *
  13  * This program is distributed in the hope that it will be useful,
  14  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  16  * GNU General Public License for more details.
  17  *
  18  * You should have received a copy of the GNU General Public License
  19  * along with this program; if not, write to the Free Software
  20  * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  21  *
  22  */
  23
  24 #include <linux/module.h>
  25 #include <linux/kernel.h>
  26 #include <linux/pci.h>
  27 #include <linux/netdevice.h>
  28 #include <linux/etherdevice.h>
  29 #include <linux/ethtool.h>
  30 #include <linux/mii.h>
  31 #include <linux/crc32.h>
  32 #include <linux/delay.h>
  33 #include <linux/spinlock.h>
  34 #include <linux/in.h>
  35 #include <linux/ip.h>
  36 #include <linux/ipv6.h>
  37 #include <linux/tcp.h>
  38 #include <linux/udp.h>
  39 #include <linux/if_vlan.h>
  40 #include "jme.h"
  41
  42 static int force_pseudohp = -1;
  43 static int no_pseudohp = -1;
  44 static int no_extplug = -1;
  45 module_param(force_pseudohp, int, 0);
  46 MODULE_PARM_DESC(force_pseudohp,
  47         "Enable pseudo hot-plug feature manually by driver instead of BIOS.");
  48 module_param(no_pseudohp, int, 0);
  49 MODULE_PARM_DESC(no_pseudohp, "Disable pseudo hot-plug feature.");
  50 module_param(no_extplug, int, 0);
  51 MODULE_PARM_DESC(no_extplug,
  52         "Do not use external plug signal for pseudo hot-plug.");
  53
  54 static int
  55 jme_mdio_read(struct net_device *netdev, int phy, int reg)
  56 {
  57         struct jme_adapter *jme = netdev_priv(netdev);
  58         int i, val, again = (reg == MII_BMSR) ? 1 : 0;
  59
  60 read_again:
  61         jwrite32(jme, JME_SMI, SMI_OP_REQ |
  62                                 smi_phy_addr(phy) |
  63                                 smi_reg_addr(reg));
  64
  65         wmb();
  66         for (i = JME_PHY_TIMEOUT * 50 ; i > 0 ; --i) {
  67                 udelay(20);
  68                 val = jread32(jme, JME_SMI);
  69                 if ((val & SMI_OP_REQ) == 0)
  70                         break;
  71         }
  72
  73         if (i == 0) {
  74                 jeprintk(jme->pdev, "phy(%d) read timeout : %d\n", phy, reg);
  75                 return 0;
  76         }
  77
  78         if (again--)
  79                 goto read_again;
  80
  81         return (val & SMI_DATA_MASK) >> SMI_DATA_SHIFT;
  82 }
  83
  84 static void
  85 jme_mdio_write(struct net_device *netdev,
  86                                 int phy, int reg, int val)
  87 {
  88         struct jme_adapter *jme = netdev_priv(netdev);
  89         int i;
  90
  91         jwrite32(jme, JME_SMI, SMI_OP_WRITE | SMI_OP_REQ |
  92                 ((val << SMI_DATA_SHIFT) & SMI_DATA_MASK) |
  93                 smi_phy_addr(phy) | smi_reg_addr(reg));
  94
  95         wmb();
  96         for (i = JME_PHY_TIMEOUT * 50 ; i > 0 ; --i) {
  97                 udelay(20);
  98                 if ((jread32(jme, JME_SMI) & SMI_OP_REQ) == 0)
  99                         break;
 100         }
 101
 102         if (i == 0)
 103                 jeprintk(jme->pdev, "phy(%d) write timeout : %d\n", phy, reg);
 104
 105         return;
 106 }
 107
 108 static inline void
 109 jme_reset_phy_processor(struct jme_adapter *jme)
 110 {
 111         u32 val;
 112
 113         jme_mdio_write(jme->dev,
 114                         jme->mii_if.phy_id,
 115                         MII_ADVERTISE, ADVERTISE_ALL |
 116                         ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
 117
 118         if (jme->pdev->device == PCI_DEVICE_ID_JMICRON_JMC250)
 119                 jme_mdio_write(jme->dev,
 120                                 jme->mii_if.phy_id,
 121                                 MII_CTRL1000,
 122                                 ADVERTISE_1000FULL | ADVERTISE_1000HALF);
 123
 124         val = jme_mdio_read(jme->dev,
 125                                 jme->mii_if.phy_id,
 126                                 MII_BMCR);
 127
 128         jme_mdio_write(jme->dev,
 129                         jme->mii_if.phy_id,
 130                         MII_BMCR, val | BMCR_RESET);
 131
 132         return;
 133 }
 134
 135 static void
 136 jme_setup_wakeup_frame(struct jme_adapter *jme,
 137                 u32 *mask, u32 crc, int fnr)
 138 {
 139         int i;
 140
 141         /*
 142          * Setup CRC pattern
 143          */
 144         jwrite32(jme, JME_WFOI, WFOI_CRC_SEL | (fnr & WFOI_FRAME_SEL));
 145         wmb();
 146         jwrite32(jme, JME_WFODP, crc);
 147         wmb();
 148
 149         /*
 150          * Setup Mask
 151          */
 152         for (i = 0 ; i < WAKEUP_FRAME_MASK_DWNR ; ++i) {
 153                 jwrite32(jme, JME_WFOI,
 154                                 ((i << WFOI_MASK_SHIFT) & WFOI_MASK_SEL) |
 155                                 (fnr & WFOI_FRAME_SEL));
 156                 wmb();
 157                 jwrite32(jme, JME_WFODP, mask[i]);
 158                 wmb();
 159         }
 160 }
 161
 162 static inline void
 163 jme_reset_mac_processor(struct jme_adapter *jme)
 164 {
 165         u32 mask[WAKEUP_FRAME_MASK_DWNR] = {0, 0, 0, 0};
 166         u32 crc = 0xCDCDCDCD;
 167         u32 gpreg0;
 168         int i;
 169
 170         jwrite32(jme, JME_GHC, jme->reg_ghc | GHC_SWRST);
 171         udelay(2);
 172         jwrite32(jme, JME_GHC, jme->reg_ghc);
 173
 174         jwrite32(jme, JME_RXDBA_LO, 0x00000000);
 175         jwrite32(jme, JME_RXDBA_HI, 0x00000000);
 176         jwrite32(jme, JME_RXQDC, 0x00000000);
 177         jwrite32(jme, JME_RXNDA, 0x00000000);
 178         jwrite32(jme, JME_TXDBA_LO, 0x00000000);
 179         jwrite32(jme, JME_TXDBA_HI, 0x00000000);
 180         jwrite32(jme, JME_TXQDC, 0x00000000);
 181         jwrite32(jme, JME_TXNDA, 0x00000000);
 182
 183         jwrite32(jme, JME_RXMCHT_LO, 0x00000000);
 184         jwrite32(jme, JME_RXMCHT_HI, 0x00000000);
 185         for (i = 0 ; i < WAKEUP_FRAME_NR ; ++i)
 186                 jme_setup_wakeup_frame(jme, mask, crc, i);
 187         if (jme->fpgaver)
 188                 gpreg0 = GPREG0_DEFAULT | GPREG0_LNKINTPOLL;
 189         else
 190                 gpreg0 = GPREG0_DEFAULT;
 191         jwrite32(jme, JME_GPREG0, gpreg0);
 192         jwrite32(jme, JME_GPREG1, GPREG1_DEFAULT);
 193 }
 194
 195 static inline void
 196 jme_reset_ghc_speed(struct jme_adapter *jme)
 197 {
 198         jme->reg_ghc &= ~(GHC_SPEED_1000M | GHC_DPX);
 199         jwrite32(jme, JME_GHC, jme->reg_ghc);
 200 }
 201
 202 static inline void
 203 jme_clear_pm(struct jme_adapter *jme)
 204 {
 205         jwrite32(jme, JME_PMCS, 0xFFFF0000 | jme->reg_pmcs);
 206         pci_set_power_state(jme->pdev, PCI_D0);
 207         pci_enable_wake(jme->pdev, PCI_D0, false);
 208 }
 209
 210 static int
 211 jme_reload_eeprom(struct jme_adapter *jme)
 212 {
 213         u32 val;
 214         int i;
 215
 216         val = jread32(jme, JME_SMBCSR);
 217
 218         if (val & SMBCSR_EEPROMD) {
 219                 val |= SMBCSR_CNACK;
 220                 jwrite32(jme, JME_SMBCSR, val);
 221                 val |= SMBCSR_RELOAD;
 222                 jwrite32(jme, JME_SMBCSR, val);
 223                 mdelay(12);
 224
 225                 for (i = JME_EEPROM_RELOAD_TIMEOUT; i > 0; --i) {
 226                         mdelay(1);
 227                         if ((jread32(jme, JME_SMBCSR) & SMBCSR_RELOAD) == 0)
 228                                 break;
 229                 }
 230
 231                 if (i == 0) {
 232                         jeprintk(jme->pdev, "eeprom reload timeout\n");
 233                         return -EIO;
 234                 }
 235         }
 236
 237         return 0;
 238 }
 239
 240 static void
 241 jme_load_macaddr(struct net_device *netdev)
 242 {
 243         struct jme_adapter *jme = netdev_priv(netdev);
 244         unsigned char macaddr[6];
 245         u32 val;
 246
 247         spin_lock_bh(&jme->macaddr_lock);
 248         val = jread32(jme, JME_RXUMA_LO);
 249         macaddr[0] = (val >>  0) & 0xFF;
 250         macaddr[1] = (val >>  8) & 0xFF;
 251         macaddr[2] = (val >> 16) & 0xFF;
 252         macaddr[3] = (val >> 24) & 0xFF;
 253         val = jread32(jme, JME_RXUMA_HI);
 254         macaddr[4] = (val >>  0) & 0xFF;
 255         macaddr[5] = (val >>  8) & 0xFF;
 256         memcpy(netdev->dev_addr, macaddr, 6);
 257         spin_unlock_bh(&jme->macaddr_lock);
 258 }
 259
 260 static inline void
 261 jme_set_rx_pcc(struct jme_adapter *jme, int p)
 262 {
 263         switch (p) {
 264         case PCC_OFF:
 265                 jwrite32(jme, JME_PCCRX0,
 266                         ((PCC_OFF_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
 267                         ((PCC_OFF_CNT << PCCRX_SHIFT) & PCCRX_MASK));
 268                 break;
 269         case PCC_P1:
 270                 jwrite32(jme, JME_PCCRX0,
 271                         ((PCC_P1_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
 272                         ((PCC_P1_CNT << PCCRX_SHIFT) & PCCRX_MASK));
 273                 break;
 274         case PCC_P2:
 275                 jwrite32(jme, JME_PCCRX0,
 276                         ((PCC_P2_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
 277                         ((PCC_P2_CNT << PCCRX_SHIFT) & PCCRX_MASK));
 278                 break;
 279         case PCC_P3:
 280                 jwrite32(jme, JME_PCCRX0,
 281                         ((PCC_P3_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
 282                         ((PCC_P3_CNT << PCCRX_SHIFT) & PCCRX_MASK));
 283                 break;
 284         default:
 285                 break;
 286         }
 287         wmb();
 288
 289         if (!(test_bit(JME_FLAG_POLL, &jme->flags)))
 290                 msg_rx_status(jme, "Switched to PCC_P%d\n", p);
 291 }
 292
 293 static void
 294 jme_start_irq(struct jme_adapter *jme)
 295 {
 296         register struct dynpcc_info *dpi = &(jme->dpi);
 297
 298         jme_set_rx_pcc(jme, PCC_P1);
 299         dpi->cur                = PCC_P1;
 300         dpi->attempt            = PCC_P1;
 301         dpi->cnt                = 0;
 302
 303         jwrite32(jme, JME_PCCTX,
 304                         ((PCC_TX_TO << PCCTXTO_SHIFT) & PCCTXTO_MASK) |
 305                         ((PCC_TX_CNT << PCCTX_SHIFT) & PCCTX_MASK) |
 306                         PCCTXQ0_EN
 307                 );
 308
 309         /*
 310          * Enable Interrupts
 311          */
 312         jwrite32(jme, JME_IENS, INTR_ENABLE);
 313 }
 314
 315 static inline void
 316 jme_stop_irq(struct jme_adapter *jme)
 317 {
 318         /*
 319          * Disable Interrupts
 320          */
 321         jwrite32f(jme, JME_IENC, INTR_ENABLE);
 322 }
 323
 324 static inline void
 325 jme_enable_shadow(struct jme_adapter *jme)
 326 {
 327         jwrite32(jme,
 328                  JME_SHBA_LO,
 329                  ((u32)jme->shadow_dma & ~((u32)0x1F)) | SHBA_POSTEN);
 330 }
 331
 332 static inline void
 333 jme_disable_shadow(struct jme_adapter *jme)
 334 {
 335         jwrite32(jme, JME_SHBA_LO, 0x0);
 336 }
 337
 338 static u32
 339 jme_linkstat_from_phy(struct jme_adapter *jme)
 340 {
 341         u32 phylink, bmsr;
 342
 343         phylink = jme_mdio_read(jme->dev, jme->mii_if.phy_id, 17);
 344         bmsr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMSR);
 345         if (bmsr & BMSR_ANCOMP)
 346                 phylink |= PHY_LINK_AUTONEG_COMPLETE;
 347
 348         return phylink;
 349 }
 350
 351 static inline void
 352 jme_set_phyfifoa(struct jme_adapter *jme)
 353 {
 354         jme_mdio_write(jme->dev, jme->mii_if.phy_id, 27, 0x0004);
 355 }
 356
 357 static inline void
 358 jme_set_phyfifob(struct jme_adapter *jme)
 359 {
 360         jme_mdio_write(jme->dev, jme->mii_if.phy_id, 27, 0x0000);
 361 }
 362
 363 static int
 364 jme_check_link(struct net_device *netdev, int testonly)
 365 {
 366         struct jme_adapter *jme = netdev_priv(netdev);
 367         u32 phylink, ghc, cnt = JME_SPDRSV_TIMEOUT, bmcr, gpreg1;
 368         char linkmsg[64];
 369         int rc = 0;
 370
 371         linkmsg[0] = '\0';
 372
 373         if (jme->fpgaver)
 374                 phylink = jme_linkstat_from_phy(jme);
 375         else
 376                 phylink = jread32(jme, JME_PHY_LINK);
 377
 378         if (phylink & PHY_LINK_UP) {
 379                 if (!(phylink & PHY_LINK_AUTONEG_COMPLETE)) {
 380                         /*
 381                          * If we did not enable AN
 382                          * Speed/Duplex Info should be obtained from SMI
 383                          */
 384                         phylink = PHY_LINK_UP;
 385
 386                         bmcr = jme_mdio_read(jme->dev,
 387                                                 jme->mii_if.phy_id,
 388                                                 MII_BMCR);
 389
 390                         phylink |= ((bmcr & BMCR_SPEED1000) &&
 391                                         (bmcr & BMCR_SPEED100) == 0) ?
 392                                         PHY_LINK_SPEED_1000M :
 393                                         (bmcr & BMCR_SPEED100) ?
 394                                         PHY_LINK_SPEED_100M :
 395                                         PHY_LINK_SPEED_10M;
 396
 397                         phylink |= (bmcr & BMCR_FULLDPLX) ?
 398                                          PHY_LINK_DUPLEX : 0;
 399
 400                         strcat(linkmsg, "Forced: ");
 401                 } else {
 402                         /*
 403                          * Keep polling for speed/duplex resolve complete
 404                          */
 405                         while (!(phylink & PHY_LINK_SPEEDDPU_RESOLVED) &&
 406                                 --cnt) {
 407
 408                                 udelay(1);
 409
 410                                 if (jme->fpgaver)
 411                                         phylink = jme_linkstat_from_phy(jme);
 412                                 else
 413                                         phylink = jread32(jme, JME_PHY_LINK);
 414                         }
 415                         if (!cnt)
 416                                 jeprintk(jme->pdev,
 417                                         "Waiting speed resolve timeout.\n");
 418
 419                         strcat(linkmsg, "ANed: ");
 420                 }
 421
 422                 if (jme->phylink == phylink) {
 423                         rc = 1;
 424                         goto out;
 425                 }
 426                 if (testonly)
 427                         goto out;
 428
 429                 jme->phylink = phylink;
 430
 431                 ghc = jme->reg_ghc & ~(GHC_SPEED_10M |
 432                                         GHC_SPEED_100M |
 433                                         GHC_SPEED_1000M |
 434                                         GHC_DPX);
 435                 switch (phylink & PHY_LINK_SPEED_MASK) {
 436                 case PHY_LINK_SPEED_10M:
 437                         ghc |= GHC_SPEED_10M;
 438                         strcat(linkmsg, "10 Mbps, ");
 439                         break;
 440                 case PHY_LINK_SPEED_100M:
 441                         ghc |= GHC_SPEED_100M;
 442                         strcat(linkmsg, "100 Mbps, ");
 443                         break;
 444                 case PHY_LINK_SPEED_1000M:
 445                         ghc |= GHC_SPEED_1000M;
 446                         strcat(linkmsg, "1000 Mbps, ");
 447                         break;
 448                 default:
 449                         break;
 450                 }
 451
 452                 if (phylink & PHY_LINK_DUPLEX) {
 453                         jwrite32(jme, JME_TXMCS, TXMCS_DEFAULT);
 454                         ghc |= GHC_DPX;
 455                 } else {
 456                         jwrite32(jme, JME_TXMCS, TXMCS_DEFAULT |
 457                                                 TXMCS_BACKOFF |
 458                                                 TXMCS_CARRIERSENSE |
 459                                                 TXMCS_COLLISION);
 460                         jwrite32(jme, JME_TXTRHD, TXTRHD_TXPEN |
 461                                 ((0x2000 << TXTRHD_TXP_SHIFT) & TXTRHD_TXP) |
 462                                 TXTRHD_TXREN |
 463                                 ((8 << TXTRHD_TXRL_SHIFT) & TXTRHD_TXRL));
 464                 }
 465                 strcat(linkmsg, (phylink & PHY_LINK_DUPLEX) ?
 466                                         "Full-Duplex, " :
 467                                         "Half-Duplex, ");
 468
 469                 if (phylink & PHY_LINK_MDI_STAT)
 470                         strcat(linkmsg, "MDI-X");
 471                 else
 472                         strcat(linkmsg, "MDI");
 473
 474                 gpreg1 = GPREG1_DEFAULT;
 475                 if (is_buggy250(jme->pdev->device, jme->chiprev)) {
 476                         if (!(phylink & PHY_LINK_DUPLEX))
 477                                 gpreg1 |= GPREG1_HALFMODEPATCH;
 478                         switch (phylink & PHY_LINK_SPEED_MASK) {
 479                         case PHY_LINK_SPEED_10M:
 480                                 jme_set_phyfifoa(jme);
 481                                 gpreg1 |= GPREG1_RSSPATCH;
 482                                 break;
 483                         case PHY_LINK_SPEED_100M:
 484                                 jme_set_phyfifob(jme);
 485                                 gpreg1 |= GPREG1_RSSPATCH;
 486                                 break;
 487                         case PHY_LINK_SPEED_1000M:
 488                                 jme_set_phyfifoa(jme);
 489                                 break;
 490                         default:
 491                                 break;
 492                         }
 493                 }
 494                 jwrite32(jme, JME_GPREG1, gpreg1);
 495
 496                 jme->reg_ghc = ghc;
 497                 jwrite32(jme, JME_GHC, ghc);
 498
 499                 msg_link(jme, "Link is up at %s.\n", linkmsg);
 500                 netif_carrier_on(netdev);
 501         } else {
 502                 if (testonly)
 503                         goto out;
 504
 505                 msg_link(jme, "Link is down.\n");
 506                 jme->phylink = 0;
 507                 netif_carrier_off(netdev);
 508         }
 509
 510 out:
 511         return rc;
 512 }
 513
 514 static int
 515 jme_setup_tx_resources(struct jme_adapter *jme)
 516 {
 517         struct jme_ring *txring = &(jme->txring[0]);
 518
 519         txring->alloc = dma_alloc_coherent(&(jme->pdev->dev),
 520                                    TX_RING_ALLOC_SIZE(jme->tx_ring_size),
 521                                    &(txring->dmaalloc),
 522                                    GFP_ATOMIC);
 523
 524         if (!txring->alloc) {
 525                 txring->desc = NULL;
 526                 txring->dmaalloc = 0;
 527                 txring->dma = 0;
 528                 return -ENOMEM;
 529         }
 530
 531         /*
 532          * 16 Bytes align
 533          */
 534         txring->desc            = (void *)ALIGN((unsigned long)(txring->alloc),
 535                                                 RING_DESC_ALIGN);
 536         txring->dma             = ALIGN(txring->dmaalloc, RING_DESC_ALIGN);
 537         txring->next_to_use     = 0;
 538         atomic_set(&txring->next_to_clean, 0);
 539         atomic_set(&txring->nr_free, jme->tx_ring_size);
 540
 541         /*
 542          * Initialize Transmit Descriptors
 543          */
 544         memset(txring->alloc, 0, TX_RING_ALLOC_SIZE(jme->tx_ring_size));
 545         memset(txring->bufinf, 0,
 546                 sizeof(struct jme_buffer_info) * jme->tx_ring_size);
 547
 548         return 0;
 549 }
 550
 551 static void
 552 jme_free_tx_resources(struct jme_adapter *jme)
 553 {
 554         int i;
 555         struct jme_ring *txring = &(jme->txring[0]);
 556         struct jme_buffer_info *txbi = txring->bufinf;
 557
 558         if (txring->alloc) {
 559                 for (i = 0 ; i < jme->tx_ring_size ; ++i) {
 560                         txbi = txring->bufinf + i;
 561                         if (txbi->skb) {
 562                                 dev_kfree_skb(txbi->skb);
 563                                 txbi->skb = NULL;
 564                         }
 565                         txbi->mapping           = 0;
 566                         txbi->len               = 0;
 567                         txbi->nr_desc           = 0;
 568                         txbi->start_xmit        = 0;
 569                 }
 570
 571                 dma_free_coherent(&(jme->pdev->dev),
 572                                   TX_RING_ALLOC_SIZE(jme->tx_ring_size),
 573                                   txring->alloc,
 574                                   txring->dmaalloc);
 575
 576                 txring->alloc           = NULL;
 577                 txring->desc            = NULL;
 578                 txring->dmaalloc        = 0;
 579                 txring->dma             = 0;
 580         }
 581         txring->next_to_use     = 0;
 582         atomic_set(&txring->next_to_clean, 0);
 583         atomic_set(&txring->nr_free, 0);
 584
 585 }
 586
 587 static inline void
 588 jme_enable_tx_engine(struct jme_adapter *jme)
 589 {
 590         /*
 591          * Select Queue 0
 592          */
 593         jwrite32(jme, JME_TXCS, TXCS_DEFAULT | TXCS_SELECT_QUEUE0);
 594         wmb();
 595
 596         /*
 597          * Setup TX Queue 0 DMA Bass Address
 598          */
 599         jwrite32(jme, JME_TXDBA_LO, (__u64)jme->txring[0].dma & 0xFFFFFFFFUL);
 600         jwrite32(jme, JME_TXDBA_HI, (__u64)(jme->txring[0].dma) >> 32);
 601         jwrite32(jme, JME_TXNDA, (__u64)jme->txring[0].dma & 0xFFFFFFFFUL);
 602
 603         /*
 604          * Setup TX Descptor Count
 605          */
 606         jwrite32(jme, JME_TXQDC, jme->tx_ring_size);
 607
 608         /*
 609          * Enable TX Engine
 610          */
 611         wmb();
 612         jwrite32(jme, JME_TXCS, jme->reg_txcs |
 613                                 TXCS_SELECT_QUEUE0 |
 614                                 TXCS_ENABLE);
 615
 616 }
 617
 618 static inline void
 619 jme_restart_tx_engine(struct jme_adapter *jme)
 620 {
 621         /*
 622          * Restart TX Engine
 623          */
 624         jwrite32(jme, JME_TXCS, jme->reg_txcs |
 625                                 TXCS_SELECT_QUEUE0 |
 626                                 TXCS_ENABLE);
 627 }
 628
 629 static inline void
 630 jme_disable_tx_engine(struct jme_adapter *jme)
 631 {
 632         int i;
 633         u32 val;
 634
 635         /*
 636          * Disable TX Engine
 637          */
 638         jwrite32(jme, JME_TXCS, jme->reg_txcs | TXCS_SELECT_QUEUE0);
 639         wmb();
 640
 641         val = jread32(jme, JME_TXCS);
 642         for (i = JME_TX_DISABLE_TIMEOUT ; (val & TXCS_ENABLE) && i > 0 ; --i) {
 643                 mdelay(1);
 644                 val = jread32(jme, JME_TXCS);
 645                 rmb();
 646         }
 647
 648         if (!i)
 649                 jeprintk(jme->pdev, "Disable TX engine timeout.\n");
 650 }
 651
 652 static void
 653 jme_set_clean_rxdesc(struct jme_adapter *jme, int i)
 654 {
 655         struct jme_ring *rxring = jme->rxring;
 656         register struct rxdesc *rxdesc = rxring->desc;
 657         struct jme_buffer_info *rxbi = rxring->bufinf;
 658         rxdesc += i;
 659         rxbi += i;
 660
 661         rxdesc->dw[0] = 0;
 662         rxdesc->dw[1] = 0;
 663         rxdesc->desc1.bufaddrh  = cpu_to_le32((__u64)rxbi->mapping >> 32);
 664         rxdesc->desc1.bufaddrl  = cpu_to_le32(
 665                                         (__u64)rxbi->mapping & 0xFFFFFFFFUL);
 666         rxdesc->desc1.datalen   = cpu_to_le16(rxbi->len);
 667         if (jme->dev->features & NETIF_F_HIGHDMA)
 668                 rxdesc->desc1.flags = RXFLAG_64BIT;
 669         wmb();
 670         rxdesc->desc1.flags     |= RXFLAG_OWN | RXFLAG_INT;
 671 }
 672
 673 static int
 674 jme_make_new_rx_buf(struct jme_adapter *jme, int i)
 675 {
 676         struct jme_ring *rxring = &(jme->rxring[0]);
 677         struct jme_buffer_info *rxbi = rxring->bufinf + i;
 678         struct sk_buff *skb;
 679
 680         skb = netdev_alloc_skb(jme->dev,
 681                 jme->dev->mtu + RX_EXTRA_LEN);
 682         if (unlikely(!skb))
 683                 return -ENOMEM;
 684
 685         rxbi->skb = skb;
 686         rxbi->len = skb_tailroom(skb);
 687         rxbi->mapping = pci_map_page(jme->pdev,
 688                                         virt_to_page(skb->data),
 689                                         offset_in_page(skb->data),
 690                                         rxbi->len,
 691                                         PCI_DMA_FROMDEVICE);
 692
 693         return 0;
 694 }
 695
 696 static void
 697 jme_free_rx_buf(struct jme_adapter *jme, int i)
 698 {
 699         struct jme_ring *rxring = &(jme->rxring[0]);
 700         struct jme_buffer_info *rxbi = rxring->bufinf;
 701         rxbi += i;
 702
 703         if (rxbi->skb) {
 704                 pci_unmap_page(jme->pdev,
 705                                  rxbi->mapping,
 706                                  rxbi->len,
 707                                  PCI_DMA_FROMDEVICE);
 708                 dev_kfree_skb(rxbi->skb);
 709                 rxbi->skb = NULL;
 710                 rxbi->mapping = 0;
 711                 rxbi->len = 0;
 712         }
 713 }
 714
 715 static void
 716 jme_free_rx_resources(struct jme_adapter *jme)
 717 {
 718         int i;
 719         struct jme_ring *rxring = &(jme->rxring[0]);
 720
 721         if (rxring->alloc) {
 722                 for (i = 0 ; i < jme->rx_ring_size ; ++i)
 723                         jme_free_rx_buf(jme, i);
 724
 725                 dma_free_coherent(&(jme->pdev->dev),
 726                                   RX_RING_ALLOC_SIZE(jme->rx_ring_size),
 727                                   rxring->alloc,
 728                                   rxring->dmaalloc);
 729                 rxring->alloc    = NULL;
 730                 rxring->desc     = NULL;
 731                 rxring->dmaalloc = 0;
 732                 rxring->dma      = 0;
 733         }
 734         rxring->next_to_use   = 0;
 735         atomic_set(&rxring->next_to_clean, 0);
 736 }
 737
 738 static int
 739 jme_setup_rx_resources(struct jme_adapter *jme)
 740 {
 741         int i;
 742         struct jme_ring *rxring = &(jme->rxring[0]);
 743
 744         rxring->alloc = dma_alloc_coherent(&(jme->pdev->dev),
 745                                    RX_RING_ALLOC_SIZE(jme->rx_ring_size),
 746                                    &(rxring->dmaalloc),
 747                                    GFP_ATOMIC);
 748         if (!rxring->alloc) {
 749                 rxring->desc = NULL;
 750                 rxring->dmaalloc = 0;
 751                 rxring->dma = 0;
 752                 return -ENOMEM;
 753         }
 754
 755         /*
 756          * 16 Bytes align
 757          */
 758         rxring->desc            = (void *)ALIGN((unsigned long)(rxring->alloc),
 759                                                 RING_DESC_ALIGN);
 760         rxring->dma             = ALIGN(rxring->dmaalloc, RING_DESC_ALIGN);
 761         rxring->next_to_use     = 0;
 762         atomic_set(&rxring->next_to_clean, 0);
 763
 764         /*
 765          * Initiallize Receive Descriptors
 766          */
 767         for (i = 0 ; i < jme->rx_ring_size ; ++i) {
 768                 if (unlikely(jme_make_new_rx_buf(jme, i))) {
 769                         jme_free_rx_resources(jme);
 770                         return -ENOMEM;
 771                 }
 772
 773                 jme_set_clean_rxdesc(jme, i);
 774         }
 775
 776         return 0;
 777 }
 778
 779 static inline void
 780 jme_enable_rx_engine(struct jme_adapter *jme)
 781 {
 782         /*
 783          * Select Queue 0
 784          */
 785         jwrite32(jme, JME_RXCS, jme->reg_rxcs |
 786                                 RXCS_QUEUESEL_Q0);
 787         wmb();
 788
 789         /*
 790          * Setup RX DMA Bass Address
 791          */
 792         jwrite32(jme, JME_RXDBA_LO, (__u64)jme->rxring[0].dma & 0xFFFFFFFFUL);
 793         jwrite32(jme, JME_RXDBA_HI, (__u64)(jme->rxring[0].dma) >> 32);
 794         jwrite32(jme, JME_RXNDA, (__u64)jme->rxring[0].dma & 0xFFFFFFFFUL);
 795
 796         /*
 797          * Setup RX Descriptor Count
 798          */
 799         jwrite32(jme, JME_RXQDC, jme->rx_ring_size);
 800
 801         /*
 802          * Setup Unicast Filter
 803          */
 804         jme_set_multi(jme->dev);
 805
 806         /*
 807          * Enable RX Engine
 808          */
 809         wmb();
 810         jwrite32(jme, JME_RXCS, jme->reg_rxcs |
 811                                 RXCS_QUEUESEL_Q0 |
 812                                 RXCS_ENABLE |
 813                                 RXCS_QST);
 814 }
 815
 816 static inline void
 817 jme_restart_rx_engine(struct jme_adapter *jme)
 818 {
 819         /*
 820          * Start RX Engine
 821          */
 822         jwrite32(jme, JME_RXCS, jme->reg_rxcs |
 823                                 RXCS_QUEUESEL_Q0 |
 824                                 RXCS_ENABLE |
 825                                 RXCS_QST);
 826 }
 827
 828 static inline void
 829 jme_disable_rx_engine(struct jme_adapter *jme)
 830 {
 831         int i;
 832         u32 val;
 833
 834         /*
 835          * Disable RX Engine
 836          */
 837         jwrite32(jme, JME_RXCS, jme->reg_rxcs);
 838         wmb();
 839
 840         val = jread32(jme, JME_RXCS);
 841         for (i = JME_RX_DISABLE_TIMEOUT ; (val & RXCS_ENABLE) && i > 0 ; --i) {
 842                 mdelay(1);
 843                 val = jread32(jme, JME_RXCS);
 844                 rmb();
 845         }
 846
 847         if (!i)
 848                 jeprintk(jme->pdev, "Disable RX engine timeout.\n");
 849
 850 }
 851
 852 static int
 853 jme_rxsum_ok(struct jme_adapter *jme, u16 flags)
 854 {
 855         if (!(flags & (RXWBFLAG_TCPON | RXWBFLAG_UDPON | RXWBFLAG_IPV4)))
 856                 return false;
 857
 858         if (unlikely(!(flags & RXWBFLAG_MF) &&
 859         (flags & RXWBFLAG_TCPON) && !(flags & RXWBFLAG_TCPCS))) {
 860                 msg_rx_err(jme, "TCP Checksum error.\n");
 861                 goto out_sumerr;
 862         }
 863
 864         if (unlikely(!(flags & RXWBFLAG_MF) &&
 865         (flags & RXWBFLAG_UDPON) && !(flags & RXWBFLAG_UDPCS))) {
 866                 msg_rx_err(jme, "UDP Checksum error.\n");
 867                 goto out_sumerr;
 868         }
 869
 870         if (unlikely((flags & RXWBFLAG_IPV4) && !(flags & RXWBFLAG_IPCS))) {
 871                 msg_rx_err(jme, "IPv4 Checksum error.\n");
 872                 goto out_sumerr;
 873         }
 874
 875         return true;
 876
 877 out_sumerr:
 878         return false;
 879 }
 880
 881 static void
 882 jme_alloc_and_feed_skb(struct jme_adapter *jme, int idx)
 883 {
 884         struct jme_ring *rxring = &(jme->rxring[0]);
 885         struct rxdesc *rxdesc = rxring->desc;
 886         struct jme_buffer_info *rxbi = rxring->bufinf;
 887         struct sk_buff *skb;
 888         int framesize;
 889
 890         rxdesc += idx;
 891         rxbi += idx;
 892
 893         skb = rxbi->skb;
 894         pci_dma_sync_single_for_cpu(jme->pdev,
 895                                         rxbi->mapping,
 896                                         rxbi->len,
 897                                         PCI_DMA_FROMDEVICE);
 898
 899         if (unlikely(jme_make_new_rx_buf(jme, idx))) {
 900                 pci_dma_sync_single_for_device(jme->pdev,
 901                                                 rxbi->mapping,
 902                                                 rxbi->len,
 903                                                 PCI_DMA_FROMDEVICE);
 904
 905                 ++(NET_STAT(jme).rx_dropped);
 906         } else {
 907                 framesize = le16_to_cpu(rxdesc->descwb.framesize)
 908                                 - RX_PREPAD_SIZE;
 909
 910                 skb_reserve(skb, RX_PREPAD_SIZE);
 911                 skb_put(skb, framesize);
 912                 skb->protocol = eth_type_trans(skb, jme->dev);
 913
 914                 if (jme_rxsum_ok(jme, rxdesc->descwb.flags))
 915                         skb->ip_summed = CHECKSUM_UNNECESSARY;
 916                 else
 917                         skb->ip_summed = CHECKSUM_NONE;
 918
 919                 if (rxdesc->descwb.flags & RXWBFLAG_TAGON) {
 920                         if (jme->vlgrp) {
 921                                 jme->jme_vlan_rx(skb, jme->vlgrp,
 922                                         le32_to_cpu(rxdesc->descwb.vlan));
 923                                 NET_STAT(jme).rx_bytes += 4;
 924                         }
 925                 } else {
 926                         jme->jme_rx(skb);
 927                 }
 928
 929                 if ((le16_to_cpu(rxdesc->descwb.flags) & RXWBFLAG_DEST) ==
 930                                 RXWBFLAG_DEST_MUL)
 931                         ++(NET_STAT(jme).multicast);
 932
 933                 jme->dev->last_rx = jiffies;
 934                 NET_STAT(jme).rx_bytes += framesize;
 935                 ++(NET_STAT(jme).rx_packets);
 936         }
 937
 938         jme_set_clean_rxdesc(jme, idx);
 939
 940 }
 941
 942 static int
 943 jme_process_receive(struct jme_adapter *jme, int limit)
 944 {
 945         struct jme_ring *rxring = &(jme->rxring[0]);
 946         struct rxdesc *rxdesc = rxring->desc;
 947         int i, j, ccnt, desccnt, mask = jme->rx_ring_mask;
 948
 949         if (unlikely(!atomic_dec_and_test(&jme->rx_cleaning)))
 950                 goto out_inc;
 951
 952         if (unlikely(atomic_read(&jme->link_changing) != 1))
 953                 goto out_inc;
 954
 955         if (unlikely(!netif_carrier_ok(jme->dev)))
 956                 goto out_inc;
 957
 958         i = atomic_read(&rxring->next_to_clean);
 959         while (limit-- > 0) {
 960                 rxdesc = rxring->desc;
 961                 rxdesc += i;
 962
 963                 if ((rxdesc->descwb.flags & RXWBFLAG_OWN) ||
 964                 !(rxdesc->descwb.desccnt & RXWBDCNT_WBCPL))
 965                         goto out;
 966
 967                 desccnt = rxdesc->descwb.desccnt & RXWBDCNT_DCNT;
 968
 969                 if (unlikely(desccnt > 1 ||
 970                 rxdesc->descwb.errstat & RXWBERR_ALLERR)) {
 971
 972                         if (rxdesc->descwb.errstat & RXWBERR_CRCERR)
 973                                 ++(NET_STAT(jme).rx_crc_errors);
 974                         else if (rxdesc->descwb.errstat & RXWBERR_OVERUN)
 975                                 ++(NET_STAT(jme).rx_fifo_errors);
 976                         else
 977                                 ++(NET_STAT(jme).rx_errors);
 978
 979                         if (desccnt > 1)
 980                                 limit -= desccnt - 1;
 981
 982                         for (j = i, ccnt = desccnt ; ccnt-- ; ) {
 983                                 jme_set_clean_rxdesc(jme, j);
 984                                 j = (j + 1) & (mask);
 985                         }
 986
 987                 } else {
 988                         jme_alloc_and_feed_skb(jme, i);
 989                 }
 990
 991                 i = (i + desccnt) & (mask);
 992         }
 993
 994 out:
 995         atomic_set(&rxring->next_to_clean, i);
 996
 997 out_inc:
 998         atomic_inc(&jme->rx_cleaning);
 999
1000         return limit > 0 ? limit : 0;
1001
1002 }
1003
1004 static void
1005 jme_attempt_pcc(struct dynpcc_info *dpi, int atmp)
1006 {
1007         if (likely(atmp == dpi->cur)) {
1008                 dpi->cnt = 0;
1009                 return;
1010         }
1011
1012         if (dpi->attempt == atmp) {
1013                 ++(dpi->cnt);
1014         } else {
1015                 dpi->attempt = atmp;
1016                 dpi->cnt = 0;
1017         }
1018
1019 }
1020
1021 static void
1022 jme_dynamic_pcc(struct jme_adapter *jme)
1023 {
1024         register struct dynpcc_info *dpi = &(jme->dpi);
1025
1026         if ((NET_STAT(jme).rx_bytes - dpi->last_bytes) > PCC_P3_THRESHOLD)
1027                 jme_attempt_pcc(dpi, PCC_P3);
1028         else if ((NET_STAT(jme).rx_packets - dpi->last_pkts) > PCC_P2_THRESHOLD
1029         || dpi->intr_cnt > PCC_INTR_THRESHOLD)
1030                 jme_attempt_pcc(dpi, PCC_P2);
1031         else
1032                 jme_attempt_pcc(dpi, PCC_P1);
1033
1034         if (unlikely(dpi->attempt != dpi->cur && dpi->cnt > 5)) {
1035                 if (dpi->attempt < dpi->cur)
1036                         tasklet_schedule(&jme->rxclean_task);
1037                 jme_set_rx_pcc(jme, dpi->attempt);
1038                 dpi->cur = dpi->attempt;
1039                 dpi->cnt = 0;
1040         }
1041 }
1042
1043 static void
1044 jme_start_pcc_timer(struct jme_adapter *jme)
1045 {
1046         struct dynpcc_info *dpi = &(jme->dpi);
1047         dpi->last_bytes         = NET_STAT(jme).rx_bytes;
1048         dpi->last_pkts          = NET_STAT(jme).rx_packets;
1049         dpi->intr_cnt           = 0;
1050         jwrite32(jme, JME_TMCSR,
1051                 TMCSR_EN | ((0xFFFFFF - PCC_INTERVAL_US) & TMCSR_CNT));
1052 }
1053
1054 static inline void
1055 jme_stop_pcc_timer(struct jme_adapter *jme)
1056 {
1057         jwrite32(jme, JME_TMCSR, 0);
1058 }
1059
1060 static void
1061 jme_shutdown_nic(struct jme_adapter *jme)
1062 {
1063         u32 phylink;
1064
1065         phylink = jme_linkstat_from_phy(jme);
1066
1067         if (!(phylink & PHY_LINK_UP)) {
1068                 /*
1069                  * Disable all interrupt before issue timer
1070                  */
1071                 jme_stop_irq(jme);
1072                 jwrite32(jme, JME_TIMER2, TMCSR_EN | 0xFFFFFE);
1073         }
1074 }
1075
1076 static void
1077 jme_pcc_tasklet(unsigned long arg)
1078 {
1079         struct jme_adapter *jme = (struct jme_adapter *)arg;
1080         struct net_device *netdev = jme->dev;
1081
1082         if (unlikely(test_bit(JME_FLAG_SHUTDOWN, &jme->flags))) {
1083                 jme_shutdown_nic(jme);
1084                 return;
1085         }
1086
1087         if (unlikely(!netif_carrier_ok(netdev) ||
1088                 (atomic_read(&jme->link_changing) != 1)
1089         )) {
1090                 jme_stop_pcc_timer(jme);
1091                 return;
1092         }
1093
1094         if (!(test_bit(JME_FLAG_POLL, &jme->flags)))
1095                 jme_dynamic_pcc(jme);
1096
1097         jme_start_pcc_timer(jme);
1098 }
1099
1100 static inline void
1101 jme_polling_mode(struct jme_adapter *jme)
1102 {
1103         jme_set_rx_pcc(jme, PCC_OFF);
1104 }
1105
1106 static inline void
1107 jme_interrupt_mode(struct jme_adapter *jme)
1108 {
1109         jme_set_rx_pcc(jme, PCC_P1);
1110 }
1111
1112 static inline int
1113 jme_pseudo_hotplug_enabled(struct jme_adapter *jme)
1114 {
1115         u32 apmc;
1116         apmc = jread32(jme, JME_APMC);
1117         return apmc & JME_APMC_PSEUDO_HP_EN;
1118 }
1119
1120 static void
1121 jme_start_shutdown_timer(struct jme_adapter *jme)
1122 {
1123         u32 apmc;
1124
1125         apmc = jread32(jme, JME_APMC) | JME_APMC_PCIE_SD_EN;
1126         apmc &= ~JME_APMC_EPIEN_CTRL;
1127         if (!no_extplug) {
1128                 jwrite32f(jme, JME_APMC, apmc | JME_APMC_EPIEN_CTRL_EN);
1129                 wmb();
1130         }
1131         jwrite32f(jme, JME_APMC, apmc);
1132
1133         jwrite32f(jme, JME_TIMER2, 0);
1134         set_bit(JME_FLAG_SHUTDOWN, &jme->flags);
1135         jwrite32(jme, JME_TMCSR,
1136                 TMCSR_EN | ((0xFFFFFF - APMC_PHP_SHUTDOWN_DELAY) & TMCSR_CNT));
1137 }
1138
1139 static void
1140 jme_stop_shutdown_timer(struct jme_adapter *jme)
1141 {
1142         u32 apmc;
1143
1144         jwrite32f(jme, JME_TMCSR, 0);
1145         jwrite32f(jme, JME_TIMER2, 0);
1146         clear_bit(JME_FLAG_SHUTDOWN, &jme->flags);
1147
1148         apmc = jread32(jme, JME_APMC);
1149         apmc &= ~(JME_APMC_PCIE_SD_EN | JME_APMC_EPIEN_CTRL);
1150         jwrite32f(jme, JME_APMC, apmc | JME_APMC_EPIEN_CTRL_DIS);
1151         wmb();
1152         jwrite32f(jme, JME_APMC, apmc);
1153 }
1154
1155 static void
1156 jme_link_change_tasklet(unsigned long arg)
1157 {
1158         struct jme_adapter *jme = (struct jme_adapter *)arg;
1159         struct net_device *netdev = jme->dev;
1160         int rc;
1161
1162         while (!atomic_dec_and_test(&jme->link_changing)) {
1163                 atomic_inc(&jme->link_changing);
1164                 msg_intr(jme, "Get link change lock failed.\n");
1165                 while (atomic_read(&jme->link_changing) != 1)
1166                         msg_intr(jme, "Waiting link change lock.\n");
1167         }
1168
1169         if (jme_check_link(netdev, 1) && jme->old_mtu == netdev->mtu)
1170                 goto out;
1171
1172         jme->old_mtu = netdev->mtu;
1173         netif_stop_queue(netdev);
1174         if (jme_pseudo_hotplug_enabled(jme))
1175                 jme_stop_shutdown_timer(jme);
1176
1177         jme_stop_pcc_timer(jme);
1178         tasklet_disable(&jme->txclean_task);
1179         tasklet_disable(&jme->rxclean_task);
1180         tasklet_disable(&jme->rxempty_task);
1181
1182         if (netif_carrier_ok(netdev)) {
1183                 jme_reset_ghc_speed(jme);
1184                 jme_disable_rx_engine(jme);
1185                 jme_disable_tx_engine(jme);
1186                 jme_reset_mac_processor(jme);
1187                 jme_free_rx_resources(jme);
1188                 jme_free_tx_resources(jme);
1189
1190                 if (test_bit(JME_FLAG_POLL, &jme->flags))
1191                         jme_polling_mode(jme);
1192
1193                 netif_carrier_off(netdev);
1194         }
1195
1196         jme_check_link(netdev, 0);
1197         if (netif_carrier_ok(netdev)) {
1198                 rc = jme_setup_rx_resources(jme);
1199                 if (rc) {
1200                         jeprintk(jme->pdev, "Allocating resources for RX error"
1201                                 ", Device STOPPED!\n");
1202                         goto out_enable_tasklet;
1203                 }
1204
1205                 rc = jme_setup_tx_resources(jme);
1206                 if (rc) {
1207                         jeprintk(jme->pdev, "Allocating resources for TX error"
1208                                 ", Device STOPPED!\n");
1209                         goto err_out_free_rx_resources;
1210                 }
1211
1212                 jme_enable_rx_engine(jme);
1213                 jme_enable_tx_engine(jme);
1214
1215                 netif_start_queue(netdev);
1216
1217                 if (test_bit(JME_FLAG_POLL, &jme->flags))
1218                         jme_interrupt_mode(jme);
1219
1220                 jme_start_pcc_timer(jme);
1221         } else if (jme_pseudo_hotplug_enabled(jme)) {
1222                 jme_start_shutdown_timer(jme);
1223         }
1224
1225         goto out_enable_tasklet;
1226
1227 err_out_free_rx_resources:
1228         jme_free_rx_resources(jme);
1229 out_enable_tasklet:
1230         tasklet_enable(&jme->txclean_task);
1231         tasklet_hi_enable(&jme->rxclean_task);
1232         tasklet_hi_enable(&jme->rxempty_task);
1233 out:
1234         atomic_inc(&jme->link_changing);
1235 }
1236
1237 static void
1238 jme_rx_clean_tasklet(unsigned long arg)
1239 {
1240         struct jme_adapter *jme = (struct jme_adapter *)arg;
1241         struct dynpcc_info *dpi = &(jme->dpi);
1242
1243         jme_process_receive(jme, jme->rx_ring_size);
1244         ++(dpi->intr_cnt);
1245
1246 }
1247
1248 static int
1249 jme_poll(JME_NAPI_HOLDER(holder), JME_NAPI_WEIGHT(budget))
1250 {
1251         struct jme_adapter *jme = jme_napi_priv(holder);
1252         struct net_device *netdev = jme->dev;
1253         int rest;
1254
1255         rest = jme_process_receive(jme, JME_NAPI_WEIGHT_VAL(budget));
1256
1257         while (atomic_read(&jme->rx_empty) > 0) {
1258                 atomic_dec(&jme->rx_empty);
1259                 ++(NET_STAT(jme).rx_dropped);
1260                 jme_restart_rx_engine(jme);
1261         }
1262         atomic_inc(&jme->rx_empty);
1263
1264         if (rest) {
1265                 JME_RX_COMPLETE(netdev, holder);
1266                 jme_interrupt_mode(jme);
1267         }
1268
1269         JME_NAPI_WEIGHT_SET(budget, rest);
1270         return JME_NAPI_WEIGHT_VAL(budget) - rest;
1271 }
1272
1273 static void
1274 jme_rx_empty_tasklet(unsigned long arg)
1275 {
1276         struct jme_adapter *jme = (struct jme_adapter *)arg;
1277
1278         if (unlikely(atomic_read(&jme->link_changing) != 1))
1279                 return;
1280
1281         if (unlikely(!netif_carrier_ok(jme->dev)))
1282                 return;
1283
1284         msg_rx_status(jme, "RX Queue Full!\n");
1285
1286         jme_rx_clean_tasklet(arg);
1287
1288         while (atomic_read(&jme->rx_empty) > 0) {
1289                 atomic_dec(&jme->rx_empty);
1290                 ++(NET_STAT(jme).rx_dropped);
1291                 jme_restart_rx_engine(jme);
1292         }
1293         atomic_inc(&jme->rx_empty);
1294 }
1295
1296 static void
1297 jme_wake_queue_if_stopped(struct jme_adapter *jme)
1298 {
1299         struct jme_ring *txring = jme->txring;
1300
1301         smp_wmb();
1302         if (unlikely(netif_queue_stopped(jme->dev) &&
1303         atomic_read(&txring->nr_free) >= (jme->tx_wake_threshold))) {
1304                 msg_tx_done(jme, "TX Queue Waked.\n");
1305                 netif_wake_queue(jme->dev);
1306         }
1307
1308 }
1309
1310 static void
1311 jme_tx_clean_tasklet(unsigned long arg)
1312 {
1313         struct jme_adapter *jme = (struct jme_adapter *)arg;
1314         struct jme_ring *txring = &(jme->txring[0]);
1315         struct txdesc *txdesc = txring->desc;
1316         struct jme_buffer_info *txbi = txring->bufinf, *ctxbi, *ttxbi;
1317         int i, j, cnt = 0, max, err, mask;
1318
1319         tx_dbg(jme, "Into txclean.\n");
1320
1321         if (unlikely(!atomic_dec_and_test(&jme->tx_cleaning)))
1322                 goto out;
1323
1324         if (unlikely(atomic_read(&jme->link_changing) != 1))
1325                 goto out;
1326
1327         if (unlikely(!netif_carrier_ok(jme->dev)))
1328                 goto out;
1329
1330         max = jme->tx_ring_size - atomic_read(&txring->nr_free);
1331         mask = jme->tx_ring_mask;
1332
1333         for (i = atomic_read(&txring->next_to_clean) ; cnt < max ; ) {
1334
1335                 ctxbi = txbi + i;
1336
1337                 if (likely(ctxbi->skb &&
1338                 !(txdesc[i].descwb.flags & TXWBFLAG_OWN))) {
1339
1340                         tx_dbg(jme, "txclean: %d+%d@%lu\n",
1341                                         i, ctxbi->nr_desc, jiffies);
1342
1343                         err = txdesc[i].descwb.flags & TXWBFLAG_ALLERR;
1344
1345                         for (j = 1 ; j < ctxbi->nr_desc ; ++j) {
1346                                 ttxbi = txbi + ((i + j) & (mask));
1347                                 txdesc[(i + j) & (mask)].dw[0] = 0;
1348
1349                                 pci_unmap_page(jme->pdev,
1350                                                  ttxbi->mapping,
1351                                                  ttxbi->len,
1352                                                  PCI_DMA_TODEVICE);
1353
1354                                 ttxbi->mapping = 0;
1355                                 ttxbi->len = 0;
1356                         }
1357
1358                         dev_kfree_skb(ctxbi->skb);
1359
1360                         cnt += ctxbi->nr_desc;
1361
1362                         if (unlikely(err)) {
1363                                 ++(NET_STAT(jme).tx_carrier_errors);
1364                         } else {
1365                                 ++(NET_STAT(jme).tx_packets);
1366                                 NET_STAT(jme).tx_bytes += ctxbi->len;
1367                         }
1368
1369                         ctxbi->skb = NULL;
1370                         ctxbi->len = 0;
1371                         ctxbi->start_xmit = 0;
1372
1373                 } else {
1374                         break;
1375                 }
1376
1377                 i = (i + ctxbi->nr_desc) & mask;
1378
1379                 ctxbi->nr_desc = 0;
1380         }
1381
1382         tx_dbg(jme, "txclean: done %d@%lu.\n", i, jiffies);
1383         atomic_set(&txring->next_to_clean, i);
1384         atomic_add(cnt, &txring->nr_free);
1385
1386         jme_wake_queue_if_stopped(jme);
1387
1388 out:
1389         atomic_inc(&jme->tx_cleaning);
1390 }
1391
1392 static void
1393 jme_intr_msi(struct jme_adapter *jme, u32 intrstat)
1394 {
1395         /*
1396          * Disable interrupt
1397          */
1398         jwrite32f(jme, JME_IENC, INTR_ENABLE);
1399
1400         if (intrstat & (INTR_LINKCH | INTR_SWINTR)) {
1401                 /*
1402                  * Link change event is critical
1403                  * all other events are ignored
1404                  */
1405                 jwrite32(jme, JME_IEVE, intrstat);
1406                 tasklet_schedule(&jme->linkch_task);
1407                 goto out_reenable;
1408         }
1409
1410         if (intrstat & INTR_TMINTR) {
1411                 jwrite32(jme, JME_IEVE, INTR_TMINTR);
1412                 tasklet_schedule(&jme->pcc_task);
1413         }
1414
1415         if (intrstat & (INTR_PCCTXTO | INTR_PCCTX)) {
1416                 jwrite32(jme, JME_IEVE, INTR_PCCTXTO | INTR_PCCTX | INTR_TX0);
1417                 tasklet_schedule(&jme->txclean_task);
1418         }
1419
1420         if ((intrstat & (INTR_PCCRX0TO | INTR_PCCRX0 | INTR_RX0EMP))) {
1421                 jwrite32(jme, JME_IEVE, (intrstat & (INTR_PCCRX0TO |
1422                                                      INTR_PCCRX0 |
1423                                                      INTR_RX0EMP)) |
1424                                         INTR_RX0);
1425         }
1426
1427         if (test_bit(JME_FLAG_POLL, &jme->flags)) {
1428                 if (intrstat & INTR_RX0EMP)
1429                         atomic_inc(&jme->rx_empty);
1430
1431                 if ((intrstat & (INTR_PCCRX0TO | INTR_PCCRX0 | INTR_RX0EMP))) {
1432                         if (likely(JME_RX_SCHEDULE_PREP(jme))) {
1433                                 jme_polling_mode(jme);
1434                                 JME_RX_SCHEDULE(jme);
1435                         }
1436                 }
1437         } else {
1438                 if (intrstat & INTR_RX0EMP) {
1439                         atomic_inc(&jme->rx_empty);
1440                         tasklet_hi_schedule(&jme->rxempty_task);
1441                 } else if (intrstat & (INTR_PCCRX0TO | INTR_PCCRX0)) {
1442                         tasklet_hi_schedule(&jme->rxclean_task);
1443                 }
1444         }
1445
1446 out_reenable:
1447         /*
1448          * Re-enable interrupt
1449          */
1450         jwrite32f(jme, JME_IENS, INTR_ENABLE);
1451 }
1452
1453 static irqreturn_t
1454 jme_intr(int irq, void *dev_id)
1455 {
1456         struct net_device *netdev = dev_id;
1457         struct jme_adapter *jme = netdev_priv(netdev);
1458         u32 intrstat;
1459
1460         intrstat = jread32(jme, JME_IEVE);
1461
1462         /*
1463          * Check if it's really an interrupt for us
1464          */
1465         if (unlikely((intrstat & INTR_ENABLE) == 0))
1466                 return IRQ_NONE;
1467
1468         /*
1469          * Check if the device still exist
1470          */
1471         if (unlikely(intrstat == ~((typeof(intrstat))0)))
1472                 return IRQ_NONE;
1473
1474         jme_intr_msi(jme, intrstat);
1475
1476         return IRQ_HANDLED;
1477 }
1478
1479 static irqreturn_t
1480 jme_msi(int irq, void *dev_id)
1481 {
1482         struct net_device *netdev = dev_id;
1483         struct jme_adapter *jme = netdev_priv(netdev);
1484         u32 intrstat;
1485
1486         pci_dma_sync_single_for_cpu(jme->pdev,
1487                                     jme->shadow_dma,
1488                                     sizeof(u32) * SHADOW_REG_NR,
1489                                     PCI_DMA_FROMDEVICE);
1490         intrstat = jme->shadow_regs[SHADOW_IEVE];
1491         jme->shadow_regs[SHADOW_IEVE] = 0;
1492
1493         jme_intr_msi(jme, intrstat);
1494
1495         return IRQ_HANDLED;
1496 }
1497
1498 static void
1499 jme_reset_link(struct jme_adapter *jme)
1500 {
1501         jwrite32(jme, JME_TMCSR, TMCSR_SWIT);
1502 }
1503
1504 static void
1505 jme_restart_an(struct jme_adapter *jme)
1506 {
1507         u32 bmcr;
1508
1509         spin_lock_bh(&jme->phy_lock);
1510         bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1511         bmcr |= (BMCR_ANENABLE | BMCR_ANRESTART);
1512         jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, bmcr);
1513         spin_unlock_bh(&jme->phy_lock);
1514 }
1515
1516 static int
1517 jme_request_irq(struct jme_adapter *jme)
1518 {
1519         int rc;
1520         struct net_device *netdev = jme->dev;
1521         irq_handler_t handler = jme_intr;
1522         int irq_flags = IRQF_SHARED;
1523
1524         if (!pci_enable_msi(jme->pdev)) {
1525                 set_bit(JME_FLAG_MSI, &jme->flags);
1526                 handler = jme_msi;
1527                 irq_flags = 0;
1528         }
1529
1530         rc = request_irq(jme->pdev->irq, handler, irq_flags, netdev->name,
1531                           netdev);
1532         if (rc) {
1533                 jeprintk(jme->pdev,
1534                         "Unable to request %s interrupt (return: %d)\n",
1535                         test_bit(JME_FLAG_MSI, &jme->flags) ? "MSI" : "INTx",
1536                         rc);
1537
1538                 if (test_bit(JME_FLAG_MSI, &jme->flags)) {
1539                         pci_disable_msi(jme->pdev);
1540                         clear_bit(JME_FLAG_MSI, &jme->flags);
1541                 }
1542         } else {
1543                 netdev->irq = jme->pdev->irq;
1544         }
1545
1546         return rc;
1547 }
1548
1549 static void
1550 jme_free_irq(struct jme_adapter *jme)
1551 {
1552         free_irq(jme->pdev->irq, jme->dev);
1553         if (test_bit(JME_FLAG_MSI, &jme->flags)) {
1554                 pci_disable_msi(jme->pdev);
1555                 clear_bit(JME_FLAG_MSI, &jme->flags);
1556                 jme->dev->irq = jme->pdev->irq;
1557         }
1558 }
1559
1560 static int
1561 jme_open(struct net_device *netdev)
1562 {
1563         struct jme_adapter *jme = netdev_priv(netdev);
1564         int rc;
1565
1566         jme_clear_pm(jme);
1567         JME_NAPI_ENABLE(jme);
1568
1569         tasklet_enable(&jme->txclean_task);
1570         tasklet_hi_enable(&jme->rxclean_task);
1571         tasklet_hi_enable(&jme->rxempty_task);
1572
1573         rc = jme_request_irq(jme);
1574         if (rc)
1575                 goto err_out;
1576
1577         jme_enable_shadow(jme);
1578         jme_start_irq(jme);
1579
1580         if (test_bit(JME_FLAG_SSET, &jme->flags))
1581                 jme_set_settings(netdev, &jme->old_ecmd);
1582         else
1583                 jme_reset_phy_processor(jme);
1584
1585         jme_reset_link(jme);
1586
1587         return 0;
1588
1589 err_out:
1590         netif_stop_queue(netdev);
1591         netif_carrier_off(netdev);
1592         return rc;
1593 }
1594
1595 #ifdef CONFIG_PM
1596 static void
1597 jme_set_100m_half(struct jme_adapter *jme)
1598 {
1599         u32 bmcr, tmp;
1600
1601         bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1602         tmp = bmcr & ~(BMCR_ANENABLE | BMCR_SPEED100 |
1603                        BMCR_SPEED1000 | BMCR_FULLDPLX);
1604         tmp |= BMCR_SPEED100;
1605
1606         if (bmcr != tmp)
1607                 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, tmp);
1608
1609         if (jme->fpgaver)
1610                 jwrite32(jme, JME_GHC, GHC_SPEED_100M | GHC_LINK_POLL);
1611         else
1612                 jwrite32(jme, JME_GHC, GHC_SPEED_100M);
1613 }
1614
1615 #define JME_WAIT_LINK_TIME 2000 /* 2000ms */
1616 static void
1617 jme_wait_link(struct jme_adapter *jme)
1618 {
1619         u32 phylink, to = JME_WAIT_LINK_TIME;
1620
1621         mdelay(1000);
1622         phylink = jme_linkstat_from_phy(jme);
1623         while (!(phylink & PHY_LINK_UP) && (to -= 10) > 0) {
1624                 mdelay(10);
1625                 phylink = jme_linkstat_from_phy(jme);
1626         }
1627 }
1628 #endif
1629
1630 static inline void
1631 jme_phy_off(struct jme_adapter *jme)
1632 {
1633         jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, BMCR_PDOWN);
1634 }
1635
1636 static int
1637 jme_close(struct net_device *netdev)
1638 {
1639         struct jme_adapter *jme = netdev_priv(netdev);
1640
1641         netif_stop_queue(netdev);
1642         netif_carrier_off(netdev);
1643
1644         jme_stop_irq(jme);
1645         jme_disable_shadow(jme);
1646         jme_free_irq(jme);
1647
1648         JME_NAPI_DISABLE(jme);
1649
1650         tasklet_kill(&jme->linkch_task);
1651         tasklet_kill(&jme->txclean_task);
1652         tasklet_kill(&jme->rxclean_task);
1653         tasklet_kill(&jme->rxempty_task);
1654
1655         jme_reset_ghc_speed(jme);
1656         jme_disable_rx_engine(jme);
1657         jme_disable_tx_engine(jme);
1658         jme_reset_mac_processor(jme);
1659         jme_free_rx_resources(jme);
1660         jme_free_tx_resources(jme);
1661         jme->phylink = 0;
1662         jme_phy_off(jme);
1663
1664         return 0;
1665 }
1666
1667 static int
1668 jme_alloc_txdesc(struct jme_adapter *jme,
1669                         struct sk_buff *skb)
1670 {
1671         struct jme_ring *txring = jme->txring;
1672         int idx, nr_alloc, mask = jme->tx_ring_mask;
1673
1674         idx = txring->next_to_use;
1675         nr_alloc = skb_shinfo(skb)->nr_frags + 2;
1676
1677         if (unlikely(atomic_read(&txring->nr_free) < nr_alloc))
1678                 return -1;
1679
1680         atomic_sub(nr_alloc, &txring->nr_free);
1681
1682         txring->next_to_use = (txring->next_to_use + nr_alloc) & mask;
1683
1684         return idx;
1685 }
1686
1687 static void
1688 jme_fill_tx_map(struct pci_dev *pdev,
1689                 struct txdesc *txdesc,
1690                 struct jme_buffer_info *txbi,
1691                 struct page *page,
1692                 u32 page_offset,
1693                 u32 len,
1694                 u8 hidma)
1695 {
1696         dma_addr_t dmaaddr;
1697
1698         dmaaddr = pci_map_page(pdev,
1699                                 page,
1700                                 page_offset,
1701                                 len,
1702                                 PCI_DMA_TODEVICE);
1703
1704         pci_dma_sync_single_for_device(pdev,
1705                                        dmaaddr,
1706                                        len,
1707                                        PCI_DMA_TODEVICE);
1708
1709         txdesc->dw[0] = 0;
1710         txdesc->dw[1] = 0;
1711         txdesc->desc2.flags     = TXFLAG_OWN;
1712         txdesc->desc2.flags     |= (hidma) ? TXFLAG_64BIT : 0;
1713         txdesc->desc2.datalen   = cpu_to_le16(len);
1714         txdesc->desc2.bufaddrh  = cpu_to_le32((__u64)dmaaddr >> 32);
1715         txdesc->desc2.bufaddrl  = cpu_to_le32(
1716                                         (__u64)dmaaddr & 0xFFFFFFFFUL);
1717
1718         txbi->mapping = dmaaddr;
1719         txbi->len = len;
1720 }
1721
1722 static void
1723 jme_map_tx_skb(struct jme_adapter *jme, struct sk_buff *skb, int idx)
1724 {
1725         struct jme_ring *txring = jme->txring;
1726         struct txdesc *txdesc = txring->desc, *ctxdesc;
1727         struct jme_buffer_info *txbi = txring->bufinf, *ctxbi;
1728         u8 hidma = jme->dev->features & NETIF_F_HIGHDMA;
1729         int i, nr_frags = skb_shinfo(skb)->nr_frags;
1730         int mask = jme->tx_ring_mask;
1731         struct skb_frag_struct *frag;
1732         u32 len;
1733
1734         for (i = 0 ; i < nr_frags ; ++i) {
1735                 frag = &skb_shinfo(skb)->frags[i];
1736                 ctxdesc = txdesc + ((idx + i + 2) & (mask));
1737                 ctxbi = txbi + ((idx + i + 2) & (mask));
1738
1739                 jme_fill_tx_map(jme->pdev, ctxdesc, ctxbi, frag->page,
1740                                  frag->page_offset, frag->size, hidma);
1741         }
1742
1743         len = skb_is_nonlinear(skb) ? skb_headlen(skb) : skb->len;
1744         ctxdesc = txdesc + ((idx + 1) & (mask));
1745         ctxbi = txbi + ((idx + 1) & (mask));
1746         jme_fill_tx_map(jme->pdev, ctxdesc, ctxbi, virt_to_page(skb->data),
1747                         offset_in_page(skb->data), len, hidma);
1748
1749 }
1750
1751 static int
1752 jme_expand_header(struct jme_adapter *jme, struct sk_buff *skb)
1753 {
1754         if (unlikely(skb_shinfo(skb)->gso_size &&
1755                         skb_header_cloned(skb) &&
1756                         pskb_expand_head(skb, 0, 0, GFP_ATOMIC))) {
1757                 dev_kfree_skb(skb);
1758                 return -1;
1759         }
1760
1761         return 0;
1762 }
1763
1764 static int
1765 jme_tx_tso(struct sk_buff *skb,
1766                 u16 *mss, u8 *flags)
1767 {
1768         *mss = skb_shinfo(skb)->gso_size << TXDESC_MSS_SHIFT;
1769         if (*mss) {
1770                 *flags |= TXFLAG_LSEN;
1771
1772                 if (skb->protocol == htons(ETH_P_IP)) {
1773                         struct iphdr *iph = ip_hdr(skb);
1774
1775                         iph->check = 0;
1776                         tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
1777                                                                 iph->daddr, 0,
1778                                                                 IPPROTO_TCP,
1779                                                                 0);
1780                 } else {
1781                         struct ipv6hdr *ip6h = ipv6_hdr(skb);
1782
1783                         tcp_hdr(skb)->check = ~csum_ipv6_magic(&ip6h->saddr,
1784                                                                 &ip6h->daddr, 0,
1785                                                                 IPPROTO_TCP,
1786                                                                 0);
1787                 }
1788
1789                 return 0;
1790         }
1791
1792         return 1;
1793 }
1794
1795 static void
1796 jme_tx_csum(struct jme_adapter *jme, struct sk_buff *skb, u8 *flags)
1797 {
1798         if (skb->ip_summed == CHECKSUM_PARTIAL) {
1799                 u8 ip_proto;
1800
1801                 switch (skb->protocol) {
1802                 case htons(ETH_P_IP):
1803                         ip_proto = ip_hdr(skb)->protocol;
1804                         break;
1805                 case htons(ETH_P_IPV6):
1806                         ip_proto = ipv6_hdr(skb)->nexthdr;
1807                         break;
1808                 default:
1809                         ip_proto = 0;
1810                         break;
1811                 }
1812
1813                 switch (ip_proto) {
1814                 case IPPROTO_TCP:
1815                         *flags |= TXFLAG_TCPCS;
1816                         break;
1817                 case IPPROTO_UDP:
1818                         *flags |= TXFLAG_UDPCS;
1819                         break;
1820                 default:
1821                         msg_tx_err(jme, "Error upper layer protocol.\n");
1822                         break;
1823                 }
1824         }
1825 }
1826
1827 static inline void
1828 jme_tx_vlan(struct sk_buff *skb, u16 *vlan, u8 *flags)
1829 {
1830         if (vlan_tx_tag_present(skb)) {
1831                 *flags |= TXFLAG_TAGON;
1832                 *vlan = vlan_tx_tag_get(skb);
1833         }
1834 }
1835
1836 static int
1837 jme_fill_first_tx_desc(struct jme_adapter *jme, struct sk_buff *skb, int idx)
1838 {
1839         struct jme_ring *txring = jme->txring;
1840         struct txdesc *txdesc;
1841         struct jme_buffer_info *txbi;
1842         u8 flags;
1843
1844         txdesc = (struct txdesc *)txring->desc + idx;
1845         txbi = txring->bufinf + idx;
1846
1847         txdesc->dw[0] = 0;
1848         txdesc->dw[1] = 0;
1849         txdesc->dw[2] = 0;
1850         txdesc->dw[3] = 0;
1851         txdesc->desc1.pktsize = cpu_to_le16(skb->len);
1852         /*
1853          * Set OWN bit at final.
1854          * When kernel transmit faster than NIC.
1855          * And NIC trying to send this descriptor before we tell
1856          * it to start sending this TX queue.
1857          * Other fields are already filled correctly.
1858          */
1859         wmb();
1860         flags = TXFLAG_OWN | TXFLAG_INT;
1861         /*
1862          * Set checksum flags while not tso
1863          */
1864         if (jme_tx_tso(skb, &txdesc->desc1.mss, &flags))
1865                 jme_tx_csum(jme, skb, &flags);
1866         jme_tx_vlan(skb, &txdesc->desc1.vlan, &flags);
1867         txdesc->desc1.flags = flags;
1868         /*
1869          * Set tx buffer info after telling NIC to send
1870          * For better tx_clean timing
1871          */
1872         wmb();
1873         txbi->nr_desc = skb_shinfo(skb)->nr_frags + 2;
1874         txbi->skb = skb;
1875         txbi->len = skb->len;
1876         txbi->start_xmit = jiffies;
1877         if (!txbi->start_xmit)
1878                 txbi->start_xmit = (0UL-1);
1879
1880         return 0;
1881 }
1882
1883 static void
1884 jme_stop_queue_if_full(struct jme_adapter *jme)
1885 {
1886         struct jme_ring *txring = jme->txring;
1887         struct jme_buffer_info *txbi = txring->bufinf;
1888         int idx = atomic_read(&txring->next_to_clean);
1889
1890         txbi += idx;
1891
1892         smp_wmb();
1893         if (unlikely(atomic_read(&txring->nr_free) < (MAX_SKB_FRAGS+2))) {
1894                 netif_stop_queue(jme->dev);
1895                 msg_tx_queued(jme, "TX Queue Paused.\n");
1896                 smp_wmb();
1897                 if (atomic_read(&txring->nr_free)
1898                         >= (jme->tx_wake_threshold)) {
1899                         netif_wake_queue(jme->dev);
1900                         msg_tx_queued(jme, "TX Queue Fast Waked.\n");
1901                 }
1902         }
1903
1904         if (unlikely(txbi->start_xmit &&
1905                         (jiffies - txbi->start_xmit) >= TX_TIMEOUT &&
1906                         txbi->skb)) {
1907                 netif_stop_queue(jme->dev);
1908                 msg_tx_queued(jme, "TX Queue Stopped %d@%lu.\n", idx, jiffies);
1909         }
1910 }
1911
1912 /*
1913  * This function is already protected by netif_tx_lock()
1914  */
1915
1916 static int
1917 jme_start_xmit(struct sk_buff *skb, struct net_device *netdev)
1918 {
1919         struct jme_adapter *jme = netdev_priv(netdev);
1920         int idx;
1921
1922         if (unlikely(jme_expand_header(jme, skb))) {
1923                 ++(NET_STAT(jme).tx_dropped);
1924                 return NETDEV_TX_OK;
1925         }
1926
1927         idx = jme_alloc_txdesc(jme, skb);
1928
1929         if (unlikely(idx < 0)) {
1930                 netif_stop_queue(netdev);
1931                 msg_tx_err(jme, "BUG! Tx ring full when queue awake!\n");
1932
1933                 return NETDEV_TX_BUSY;
1934         }
1935
1936         jme_map_tx_skb(jme, skb, idx);
1937         jme_fill_first_tx_desc(jme, skb, idx);
1938
1939         jwrite32(jme, JME_TXCS, jme->reg_txcs |
1940                                 TXCS_SELECT_QUEUE0 |
1941                                 TXCS_QUEUE0S |
1942                                 TXCS_ENABLE);
1943         netdev->trans_start = jiffies;
1944
1945         tx_dbg(jme, "xmit: %d+%d@%lu\n", idx,
1946                         skb_shinfo(skb)->nr_frags + 2,
1947                         jiffies);
1948         jme_stop_queue_if_full(jme);
1949
1950         return NETDEV_TX_OK;
1951 }
1952
1953 static int
1954 jme_set_macaddr(struct net_device *netdev, void *p)
1955 {
1956         struct jme_adapter *jme = netdev_priv(netdev);
1957         struct sockaddr *addr = p;
1958         u32 val;
1959
1960         if (netif_running(netdev))
1961                 return -EBUSY;
1962
1963         spin_lock_bh(&jme->macaddr_lock);
1964         memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
1965
1966         val = (addr->sa_data[3] & 0xff) << 24 |
1967               (addr->sa_data[2] & 0xff) << 16 |
1968               (addr->sa_data[1] & 0xff) <<  8 |
1969               (addr->sa_data[0] & 0xff);
1970         jwrite32(jme, JME_RXUMA_LO, val);
1971         val = (addr->sa_data[5] & 0xff) << 8 |
1972               (addr->sa_data[4] & 0xff);
1973         jwrite32(jme, JME_RXUMA_HI, val);
1974         spin_unlock_bh(&jme->macaddr_lock);
1975
1976         return 0;
1977 }
1978
1979 static void
1980 jme_set_multi(struct net_device *netdev)
1981 {
1982         struct jme_adapter *jme = netdev_priv(netdev);
1983         u32 mc_hash[2] = {};
1984         int i;
1985
1986         spin_lock_bh(&jme->rxmcs_lock);
1987
1988         jme->reg_rxmcs |= RXMCS_BRDFRAME | RXMCS_UNIFRAME;
1989
1990         if (netdev->flags & IFF_PROMISC) {
1991                 jme->reg_rxmcs |= RXMCS_ALLFRAME;
1992         } else if (netdev->flags & IFF_ALLMULTI) {
1993                 jme->reg_rxmcs |= RXMCS_ALLMULFRAME;
1994         } else if (netdev->flags & IFF_MULTICAST) {
1995                 struct dev_mc_list *mclist;
1996                 int bit_nr;
1997
1998                 jme->reg_rxmcs |= RXMCS_MULFRAME | RXMCS_MULFILTERED;
1999                 for (i = 0, mclist = netdev->mc_list;
2000                         mclist && i < netdev->mc_count;
2001                         ++i, mclist = mclist->next) {
2002
2003                         bit_nr = ether_crc(ETH_ALEN, mclist->dmi_addr) & 0x3F;
2004                         mc_hash[bit_nr >> 5] |= 1 << (bit_nr & 0x1F);
2005                 }
2006
2007                 jwrite32(jme, JME_RXMCHT_LO, mc_hash[0]);
2008                 jwrite32(jme, JME_RXMCHT_HI, mc_hash[1]);
2009         }
2010
2011         wmb();
2012         jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2013
2014         spin_unlock_bh(&jme->rxmcs_lock);
2015 }
2016
2017 static int
2018 jme_change_mtu(struct net_device *netdev, int new_mtu)
2019 {
2020         struct jme_adapter *jme = netdev_priv(netdev);
2021
2022         if (new_mtu == jme->old_mtu)
2023                 return 0;
2024
2025         if (((new_mtu + ETH_HLEN) > MAX_ETHERNET_JUMBO_PACKET_SIZE) ||
2026                 ((new_mtu) < IPV6_MIN_MTU))
2027                 return -EINVAL;
2028
2029         if (new_mtu > 4000) {
2030                 jme->reg_rxcs &= ~RXCS_FIFOTHNP;
2031                 jme->reg_rxcs |= RXCS_FIFOTHNP_64QW;
2032                 jme_restart_rx_engine(jme);
2033         } else {
2034                 jme->reg_rxcs &= ~RXCS_FIFOTHNP;
2035                 jme->reg_rxcs |= RXCS_FIFOTHNP_128QW;
2036                 jme_restart_rx_engine(jme);
2037         }
2038
2039         if (new_mtu > 1900) {
2040                 netdev->features &= ~(NETIF_F_HW_CSUM |
2041                                 NETIF_F_TSO |
2042                                 NETIF_F_TSO6);
2043         } else {
2044                 if (test_bit(JME_FLAG_TXCSUM, &jme->flags))
2045                         netdev->features |= NETIF_F_HW_CSUM;
2046                 if (test_bit(JME_FLAG_TSO, &jme->flags))
2047                         netdev->features |= NETIF_F_TSO | NETIF_F_TSO6;
2048         }
2049
2050         netdev->mtu = new_mtu;
2051         jme_reset_link(jme);
2052
2053         return 0;
2054 }
2055
2056 static void
2057 jme_tx_timeout(struct net_device *netdev)
2058 {
2059         struct jme_adapter *jme = netdev_priv(netdev);
2060
2061         jme->phylink = 0;
2062         jme_reset_phy_processor(jme);
2063         if (test_bit(JME_FLAG_SSET, &jme->flags))
2064                 jme_set_settings(netdev, &jme->old_ecmd);
2065
2066         /*
2067          * Force to Reset the link again
2068          */
2069         jme_reset_link(jme);
2070 }
2071
2072 static void
2073 jme_vlan_rx_register(struct net_device *netdev, struct vlan_group *grp)
2074 {
2075         struct jme_adapter *jme = netdev_priv(netdev);
2076
2077         jme->vlgrp = grp;
2078 }
2079
2080 static void
2081 jme_get_drvinfo(struct net_device *netdev,
2082                      struct ethtool_drvinfo *info)
2083 {
2084         struct jme_adapter *jme = netdev_priv(netdev);
2085
2086         strcpy(info->driver, DRV_NAME);
2087         strcpy(info->version, DRV_VERSION);
2088         strcpy(info->bus_info, pci_name(jme->pdev));
2089 }
2090
2091 static int
2092 jme_get_regs_len(struct net_device *netdev)
2093 {
2094         return JME_REG_LEN;
2095 }
2096
2097 static void
2098 mmapio_memcpy(struct jme_adapter *jme, u32 *p, u32 reg, int len)
2099 {
2100         int i;
2101
2102         for (i = 0 ; i < len ; i += 4)
2103                 p[i >> 2] = jread32(jme, reg + i);
2104 }
2105
2106 static void
2107 mdio_memcpy(struct jme_adapter *jme, u32 *p, int reg_nr)
2108 {
2109         int i;
2110         u16 *p16 = (u16 *)p;
2111
2112         for (i = 0 ; i < reg_nr ; ++i)
2113                 p16[i] = jme_mdio_read(jme->dev, jme->mii_if.phy_id, i);
2114 }
2115
2116 static void
2117 jme_get_regs(struct net_device *netdev, struct ethtool_regs *regs, void *p)
2118 {
2119         struct jme_adapter *jme = netdev_priv(netdev);
2120         u32 *p32 = (u32 *)p;
2121
2122         memset(p, 0xFF, JME_REG_LEN);
2123
2124         regs->version = 1;
2125         mmapio_memcpy(jme, p32, JME_MAC, JME_MAC_LEN);
2126
2127         p32 += 0x100 >> 2;
2128         mmapio_memcpy(jme, p32, JME_PHY, JME_PHY_LEN);
2129
2130         p32 += 0x100 >> 2;
2131         mmapio_memcpy(jme, p32, JME_MISC, JME_MISC_LEN);
2132
2133         p32 += 0x100 >> 2;
2134         mmapio_memcpy(jme, p32, JME_RSS, JME_RSS_LEN);
2135
2136         p32 += 0x100 >> 2;
2137         mdio_memcpy(jme, p32, JME_PHY_REG_NR);
2138 }
2139
2140 static int
2141 jme_get_coalesce(struct net_device *netdev, struct ethtool_coalesce *ecmd)
2142 {
2143         struct jme_adapter *jme = netdev_priv(netdev);
2144
2145         ecmd->tx_coalesce_usecs = PCC_TX_TO;
2146         ecmd->tx_max_coalesced_frames = PCC_TX_CNT;
2147
2148         if (test_bit(JME_FLAG_POLL, &jme->flags)) {
2149                 ecmd->use_adaptive_rx_coalesce = false;
2150                 ecmd->rx_coalesce_usecs = 0;
2151                 ecmd->rx_max_coalesced_frames = 0;
2152                 return 0;
2153         }
2154
2155         ecmd->use_adaptive_rx_coalesce = true;
2156
2157         switch (jme->dpi.cur) {
2158         case PCC_P1:
2159                 ecmd->rx_coalesce_usecs = PCC_P1_TO;
2160                 ecmd->rx_max_coalesced_frames = PCC_P1_CNT;
2161                 break;
2162         case PCC_P2:
2163                 ecmd->rx_coalesce_usecs = PCC_P2_TO;
2164                 ecmd->rx_max_coalesced_frames = PCC_P2_CNT;
2165                 break;
2166         case PCC_P3:
2167                 ecmd->rx_coalesce_usecs = PCC_P3_TO;
2168                 ecmd->rx_max_coalesced_frames = PCC_P3_CNT;
2169                 break;
2170         default:
2171                 break;
2172         }
2173
2174         return 0;
2175 }
2176
2177 static int
2178 jme_set_coalesce(struct net_device *netdev, struct ethtool_coalesce *ecmd)
2179 {
2180         struct jme_adapter *jme = netdev_priv(netdev);
2181         struct dynpcc_info *dpi = &(jme->dpi);
2182
2183         if (netif_running(netdev))
2184                 return -EBUSY;
2185
2186         if (ecmd->use_adaptive_rx_coalesce
2187         && test_bit(JME_FLAG_POLL, &jme->flags)) {
2188                 clear_bit(JME_FLAG_POLL, &jme->flags);
2189                 jme->jme_rx = netif_rx;
2190                 jme->jme_vlan_rx = vlan_hwaccel_rx;
2191                 dpi->cur                = PCC_P1;
2192                 dpi->attempt            = PCC_P1;
2193                 dpi->cnt                = 0;
2194                 jme_set_rx_pcc(jme, PCC_P1);
2195                 jme_interrupt_mode(jme);
2196         } else if (!(ecmd->use_adaptive_rx_coalesce)
2197         && !(test_bit(JME_FLAG_POLL, &jme->flags))) {
2198                 set_bit(JME_FLAG_POLL, &jme->flags);
2199                 jme->jme_rx = netif_receive_skb;
2200                 jme->jme_vlan_rx = vlan_hwaccel_receive_skb;
2201                 jme_interrupt_mode(jme);
2202         }
2203
2204         return 0;
2205 }
2206
2207 static void
2208 jme_get_pauseparam(struct net_device *netdev,
2209                         struct ethtool_pauseparam *ecmd)
2210 {
2211         struct jme_adapter *jme = netdev_priv(netdev);
2212         u32 val;
2213
2214         ecmd->tx_pause = (jme->reg_txpfc & TXPFC_PF_EN) != 0;
2215         ecmd->rx_pause = (jme->reg_rxmcs & RXMCS_FLOWCTRL) != 0;
2216
2217         spin_lock_bh(&jme->phy_lock);
2218         val = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_ADVERTISE);
2219         spin_unlock_bh(&jme->phy_lock);
2220
2221         ecmd->autoneg =
2222                 (val & (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM)) != 0;
2223 }
2224
2225 static int
2226 jme_set_pauseparam(struct net_device *netdev,
2227                         struct ethtool_pauseparam *ecmd)
2228 {
2229         struct jme_adapter *jme = netdev_priv(netdev);
2230         u32 val;
2231
2232         if (((jme->reg_txpfc & TXPFC_PF_EN) != 0) ^
2233                 (ecmd->tx_pause != 0)) {
2234
2235                 if (ecmd->tx_pause)
2236                         jme->reg_txpfc |= TXPFC_PF_EN;
2237                 else
2238                         jme->reg_txpfc &= ~TXPFC_PF_EN;
2239
2240                 jwrite32(jme, JME_TXPFC, jme->reg_txpfc);
2241         }
2242
2243         spin_lock_bh(&jme->rxmcs_lock);
2244         if (((jme->reg_rxmcs & RXMCS_FLOWCTRL) != 0) ^
2245                 (ecmd->rx_pause != 0)) {
2246
2247                 if (ecmd->rx_pause)
2248                         jme->reg_rxmcs |= RXMCS_FLOWCTRL;
2249                 else
2250                         jme->reg_rxmcs &= ~RXMCS_FLOWCTRL;
2251
2252                 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2253         }
2254         spin_unlock_bh(&jme->rxmcs_lock);
2255
2256         spin_lock_bh(&jme->phy_lock);
2257         val = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_ADVERTISE);
2258         if (((val & (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM)) != 0) ^
2259                 (ecmd->autoneg != 0)) {
2260
2261                 if (ecmd->autoneg)
2262                         val |= (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
2263                 else
2264                         val &= ~(ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
2265
2266                 jme_mdio_write(jme->dev, jme->mii_if.phy_id,
2267                                 MII_ADVERTISE, val);
2268         }
2269         spin_unlock_bh(&jme->phy_lock);
2270
2271         return 0;
2272 }
2273
2274 static void
2275 jme_get_wol(struct net_device *netdev,
2276                 struct ethtool_wolinfo *wol)
2277 {
2278         struct jme_adapter *jme = netdev_priv(netdev);
2279
2280         wol->supported = WAKE_MAGIC | WAKE_PHY;
2281
2282         wol->wolopts = 0;
2283
2284         if (jme->reg_pmcs & (PMCS_LFEN | PMCS_LREN))
2285                 wol->wolopts |= WAKE_PHY;
2286
2287         if (jme->reg_pmcs & PMCS_MFEN)
2288                 wol->wolopts |= WAKE_MAGIC;
2289
2290 }
2291
2292 static int
2293 jme_set_wol(struct net_device *netdev,
2294                 struct ethtool_wolinfo *wol)
2295 {
2296         struct jme_adapter *jme = netdev_priv(netdev);
2297
2298         if (wol->wolopts & (WAKE_MAGICSECURE |
2299                                 WAKE_UCAST |
2300                                 WAKE_MCAST |
2301                                 WAKE_BCAST |
2302                                 WAKE_ARP))
2303                 return -EOPNOTSUPP;
2304
2305         jme->reg_pmcs = 0;
2306
2307         if (wol->wolopts & WAKE_PHY)
2308                 jme->reg_pmcs |= PMCS_LFEN | PMCS_LREN;
2309
2310         if (wol->wolopts & WAKE_MAGIC)
2311                 jme->reg_pmcs |= PMCS_MFEN;
2312
2313         jwrite32(jme, JME_PMCS, jme->reg_pmcs);
2314
2315         return 0;
2316 }
2317
2318 static int
2319 jme_get_settings(struct net_device *netdev,
2320                      struct ethtool_cmd *ecmd)
2321 {
2322         struct jme_adapter *jme = netdev_priv(netdev);
2323         int rc;
2324
2325         spin_lock_bh(&jme->phy_lock);
2326         rc = mii_ethtool_gset(&(jme->mii_if), ecmd);
2327         spin_unlock_bh(&jme->phy_lock);
2328         return rc;
2329 }
2330
2331 static int
2332 jme_set_settings(struct net_device *netdev,
2333                      struct ethtool_cmd *ecmd)
2334 {
2335         struct jme_adapter *jme = netdev_priv(netdev);
2336         int rc, fdc = 0;
2337
2338         if (ecmd->speed == SPEED_1000 && ecmd->autoneg != AUTONEG_ENABLE)
2339                 return -EINVAL;
2340
2341         if (jme->mii_if.force_media &&
2342         ecmd->autoneg != AUTONEG_ENABLE &&
2343         (jme->mii_if.full_duplex != ecmd->duplex))
2344                 fdc = 1;
2345
2346         spin_lock_bh(&jme->phy_lock);
2347         rc = mii_ethtool_sset(&(jme->mii_if), ecmd);
2348         spin_unlock_bh(&jme->phy_lock);
2349
2350         if (!rc && fdc)
2351                 jme_reset_link(jme);
2352
2353         if (!rc) {
2354                 set_bit(JME_FLAG_SSET, &jme->flags);
2355                 jme->old_ecmd = *ecmd;
2356         }
2357
2358         return rc;
2359 }
2360
2361 static u32
2362 jme_get_link(struct net_device *netdev)
2363 {
2364         struct jme_adapter *jme = netdev_priv(netdev);
2365         return jread32(jme, JME_PHY_LINK) & PHY_LINK_UP;
2366 }
2367
2368 static u32
2369 jme_get_msglevel(struct net_device *netdev)
2370 {
2371         struct jme_adapter *jme = netdev_priv(netdev);
2372         return jme->msg_enable;
2373 }
2374
2375 static void
2376 jme_set_msglevel(struct net_device *netdev, u32 value)
2377 {
2378         struct jme_adapter *jme = netdev_priv(netdev);
2379         jme->msg_enable = value;
2380 }
2381
2382 static u32
2383 jme_get_rx_csum(struct net_device *netdev)
2384 {
2385         struct jme_adapter *jme = netdev_priv(netdev);
2386         return jme->reg_rxmcs & RXMCS_CHECKSUM;
2387 }
2388
2389 static int
2390 jme_set_rx_csum(struct net_device *netdev, u32 on)
2391 {
2392         struct jme_adapter *jme = netdev_priv(netdev);
2393
2394         spin_lock_bh(&jme->rxmcs_lock);
2395         if (on)
2396                 jme->reg_rxmcs |= RXMCS_CHECKSUM;
2397         else
2398                 jme->reg_rxmcs &= ~RXMCS_CHECKSUM;
2399         jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2400         spin_unlock_bh(&jme->rxmcs_lock);
2401
2402         return 0;
2403 }
2404
2405 static int
2406 jme_set_tx_csum(struct net_device *netdev, u32 on)
2407 {
2408         struct jme_adapter *jme = netdev_priv(netdev);
2409
2410         if (on) {
2411                 set_bit(JME_FLAG_TXCSUM, &jme->flags);
2412                 if (netdev->mtu <= 1900)
2413                         netdev->features |= NETIF_F_HW_CSUM;
2414         } else {
2415                 clear_bit(JME_FLAG_TXCSUM, &jme->flags);
2416                 netdev->features &= ~NETIF_F_HW_CSUM;
2417         }
2418
2419         return 0;
2420 }
2421
2422 static int
2423 jme_set_tso(struct net_device *netdev, u32 on)
2424 {
2425         struct jme_adapter *jme = netdev_priv(netdev);
2426
2427         if (on) {
2428                 set_bit(JME_FLAG_TSO, &jme->flags);
2429                 if (netdev->mtu <= 1900)
2430                         netdev->features |= NETIF_F_TSO | NETIF_F_TSO6;
2431         } else {
2432                 clear_bit(JME_FLAG_TSO, &jme->flags);
2433                 netdev->features &= ~(NETIF_F_TSO | NETIF_F_TSO6);
2434         }
2435
2436         return 0;
2437 }
2438
2439 static int
2440 jme_nway_reset(struct net_device *netdev)
2441 {
2442         struct jme_adapter *jme = netdev_priv(netdev);
2443         jme_restart_an(jme);
2444         return 0;
2445 }
2446
2447 static u8
2448 jme_smb_read(struct jme_adapter *jme, unsigned int addr)
2449 {
2450         u32 val;
2451         int to;
2452
2453         val = jread32(jme, JME_SMBCSR);
2454         to = JME_SMB_BUSY_TIMEOUT;
2455         while ((val & SMBCSR_BUSY) && --to) {
2456                 msleep(1);
2457                 val = jread32(jme, JME_SMBCSR);
2458         }
2459         if (!to) {
2460                 msg_hw(jme, "SMB Bus Busy.\n");
2461                 return 0xFF;
2462         }
2463
2464         jwrite32(jme, JME_SMBINTF,
2465                 ((addr << SMBINTF_HWADDR_SHIFT) & SMBINTF_HWADDR) |
2466                 SMBINTF_HWRWN_READ |
2467                 SMBINTF_HWCMD);
2468
2469         val = jread32(jme, JME_SMBINTF);
2470         to = JME_SMB_BUSY_TIMEOUT;
2471         while ((val & SMBINTF_HWCMD) && --to) {
2472                 msleep(1);
2473                 val = jread32(jme, JME_SMBINTF);
2474         }
2475         if (!to) {
2476                 msg_hw(jme, "SMB Bus Busy.\n");
2477                 return 0xFF;
2478         }
2479
2480         return (val & SMBINTF_HWDATR) >> SMBINTF_HWDATR_SHIFT;
2481 }
2482
2483 static void
2484 jme_smb_write(struct jme_adapter *jme, unsigned int addr, u8 data)
2485 {
2486         u32 val;
2487         int to;
2488
2489         val = jread32(jme, JME_SMBCSR);
2490         to = JME_SMB_BUSY_TIMEOUT;
2491         while ((val & SMBCSR_BUSY) && --to) {
2492                 msleep(1);
2493                 val = jread32(jme, JME_SMBCSR);
2494         }
2495         if (!to) {
2496                 msg_hw(jme, "SMB Bus Busy.\n");
2497                 return;
2498         }
2499
2500         jwrite32(jme, JME_SMBINTF,
2501                 ((data << SMBINTF_HWDATW_SHIFT) & SMBINTF_HWDATW) |
2502                 ((addr << SMBINTF_HWADDR_SHIFT) & SMBINTF_HWADDR) |
2503                 SMBINTF_HWRWN_WRITE |
2504                 SMBINTF_HWCMD);
2505
2506         val = jread32(jme, JME_SMBINTF);
2507         to = JME_SMB_BUSY_TIMEOUT;
2508         while ((val & SMBINTF_HWCMD) && --to) {
2509                 msleep(1);
2510                 val = jread32(jme, JME_SMBINTF);
2511         }
2512         if (!to) {
2513                 msg_hw(jme, "SMB Bus Busy.\n");
2514                 return;
2515         }
2516
2517         mdelay(2);
2518 }
2519
2520 static int
2521 jme_get_eeprom_len(struct net_device *netdev)
2522 {
2523         struct jme_adapter *jme = netdev_priv(netdev);
2524         u32 val;
2525         val = jread32(jme, JME_SMBCSR);
2526         return (val & SMBCSR_EEPROMD) ? JME_SMB_LEN : 0;
2527 }
2528
2529 static int
2530 jme_get_eeprom(struct net_device *netdev,
2531                 struct ethtool_eeprom *eeprom, u8 *data)
2532 {
2533         struct jme_adapter *jme = netdev_priv(netdev);
2534         int i, offset = eeprom->offset, len = eeprom->len;
2535
2536         /*
2537          * ethtool will check the boundary for us
2538          */
2539         eeprom->magic = JME_EEPROM_MAGIC;
2540         for (i = 0 ; i < len ; ++i)
2541                 data[i] = jme_smb_read(jme, i + offset);
2542
2543         return 0;
2544 }
2545
2546 static int
2547 jme_set_eeprom(struct net_device *netdev,
2548                 struct ethtool_eeprom *eeprom, u8 *data)
2549 {
2550         struct jme_adapter *jme = netdev_priv(netdev);
2551         int i, offset = eeprom->offset, len = eeprom->len;
2552
2553         if (eeprom->magic != JME_EEPROM_MAGIC)
2554                 return -EINVAL;
2555
2556         /*
2557          * ethtool will check the boundary for us
2558          */
2559         for (i = 0 ; i < len ; ++i)
2560                 jme_smb_write(jme, i + offset, data[i]);
2561
2562         return 0;
2563 }
2564
2565 static const struct ethtool_ops jme_ethtool_ops = {
2566         .get_drvinfo            = jme_get_drvinfo,
2567         .get_regs_len           = jme_get_regs_len,
2568         .get_regs               = jme_get_regs,
2569         .get_coalesce           = jme_get_coalesce,
2570         .set_coalesce           = jme_set_coalesce,
2571         .get_pauseparam         = jme_get_pauseparam,
2572         .set_pauseparam         = jme_set_pauseparam,
2573         .get_wol                = jme_get_wol,
2574         .set_wol                = jme_set_wol,
2575         .get_settings           = jme_get_settings,
2576         .set_settings           = jme_set_settings,
2577         .get_link               = jme_get_link,
2578         .get_msglevel           = jme_get_msglevel,
2579         .set_msglevel           = jme_set_msglevel,
2580         .get_rx_csum            = jme_get_rx_csum,
2581         .set_rx_csum            = jme_set_rx_csum,
2582         .set_tx_csum            = jme_set_tx_csum,
2583         .set_tso                = jme_set_tso,
2584         .set_sg                 = ethtool_op_set_sg,
2585         .nway_reset             = jme_nway_reset,
2586         .get_eeprom_len         = jme_get_eeprom_len,
2587         .get_eeprom             = jme_get_eeprom,
2588         .set_eeprom             = jme_set_eeprom,
2589 };
2590
2591 static int
2592 jme_pci_dma64(struct pci_dev *pdev)
2593 {
2594         if (!pci_set_dma_mask(pdev, DMA_64BIT_MASK))
2595                 if (!pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK))
2596                         return 1;
2597
2598         if (!pci_set_dma_mask(pdev, DMA_40BIT_MASK))
2599                 if (!pci_set_consistent_dma_mask(pdev, DMA_40BIT_MASK))
2600                         return 1;
2601
2602         if (!pci_set_dma_mask(pdev, DMA_32BIT_MASK))
2603                 if (!pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK))
2604                         return 0;
2605
2606         return -1;
2607 }
2608
2609 static inline void
2610 jme_phy_init(struct jme_adapter *jme)
2611 {
2612         u16 reg26;
2613
2614         reg26 = jme_mdio_read(jme->dev, jme->mii_if.phy_id, 26);
2615         jme_mdio_write(jme->dev, jme->mii_if.phy_id, 26, reg26 | 0x1000);
2616 }
2617
2618 static inline void
2619 jme_check_hw_ver(struct jme_adapter *jme)
2620 {
2621         u32 chipmode;
2622
2623         chipmode = jread32(jme, JME_CHIPMODE);
2624
2625         jme->fpgaver = (chipmode & CM_FPGAVER_MASK) >> CM_FPGAVER_SHIFT;
2626         jme->chiprev = (chipmode & CM_CHIPREV_MASK) >> CM_CHIPREV_SHIFT;
2627 }
2628
2629 static int __devinit
2630 jme_init_one(struct pci_dev *pdev,
2631              const struct pci_device_id *ent)
2632 {
2633         int rc = 0, using_dac, i;
2634         struct net_device *netdev;
2635         struct jme_adapter *jme;
2636         u16 bmcr, bmsr;
2637         u32 apmc;
2638
2639         /*
2640          * set up PCI device basics
2641          */
2642         rc = pci_enable_device(pdev);
2643         if (rc) {
2644                 jeprintk(pdev, "Cannot enable PCI device.\n");
2645                 goto err_out;
2646         }
2647
2648         using_dac = jme_pci_dma64(pdev);
2649         if (using_dac < 0) {
2650                 jeprintk(pdev, "Cannot set PCI DMA Mask.\n");
2651                 rc = -EIO;
2652                 goto err_out_disable_pdev;
2653         }
2654
2655         if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM)) {
2656                 jeprintk(pdev, "No PCI resource region found.\n");
2657                 rc = -ENOMEM;
2658                 goto err_out_disable_pdev;
2659         }
2660
2661         rc = pci_request_regions(pdev, DRV_NAME);
2662         if (rc) {
2663                 jeprintk(pdev, "Cannot obtain PCI resource region.\n");
2664                 goto err_out_disable_pdev;
2665         }
2666
2667         pci_set_master(pdev);
2668
2669         /*
2670          * alloc and init net device
2671          */
2672         netdev = alloc_etherdev(sizeof(*jme));
2673         if (!netdev) {
2674                 jeprintk(pdev, "Cannot allocate netdev structure.\n");
2675                 rc = -ENOMEM;
2676                 goto err_out_release_regions;
2677         }
2678         netdev->open                    = jme_open;
2679         netdev->stop                    = jme_close;
2680         netdev->hard_start_xmit         = jme_start_xmit;
2681         netdev->set_mac_address         = jme_set_macaddr;
2682         netdev->set_multicast_list      = jme_set_multi;
2683         netdev->change_mtu              = jme_change_mtu;
2684         netdev->ethtool_ops             = &jme_ethtool_ops;
2685         netdev->tx_timeout              = jme_tx_timeout;
2686         netdev->watchdog_timeo          = TX_TIMEOUT;
2687         netdev->vlan_rx_register        = jme_vlan_rx_register;
2688         NETDEV_GET_STATS(netdev, &jme_get_stats);
2689         netdev->features                =       NETIF_F_HW_CSUM |
2690                                                 NETIF_F_SG |
2691                                                 NETIF_F_TSO |
2692                                                 NETIF_F_TSO6 |
2693                                                 NETIF_F_HW_VLAN_TX |
2694                                                 NETIF_F_HW_VLAN_RX;
2695         if (using_dac)
2696                 netdev->features        |=      NETIF_F_HIGHDMA;
2697
2698         SET_NETDEV_DEV(netdev, &pdev->dev);
2699         pci_set_drvdata(pdev, netdev);
2700
2701         /*
2702          * init adapter info
2703          */
2704         jme = netdev_priv(netdev);
2705         jme->pdev = pdev;
2706         jme->dev = netdev;
2707         jme->jme_rx = netif_rx;
2708         jme->jme_vlan_rx = vlan_hwaccel_rx;
2709         jme->old_mtu = netdev->mtu = 1500;
2710         jme->phylink = 0;
2711         jme->tx_ring_size = 1 << 10;
2712         jme->tx_ring_mask = jme->tx_ring_size - 1;
2713         jme->tx_wake_threshold = 1 << 9;
2714         jme->rx_ring_size = 1 << 9;
2715         jme->rx_ring_mask = jme->rx_ring_size - 1;
2716         jme->msg_enable = JME_DEF_MSG_ENABLE;
2717         jme->regs = ioremap(pci_resource_start(pdev, 0),
2718                              pci_resource_len(pdev, 0));
2719         if (!(jme->regs)) {
2720                 jeprintk(pdev, "Mapping PCI resource region error.\n");
2721                 rc = -ENOMEM;
2722                 goto err_out_free_netdev;
2723         }
2724         jme->shadow_regs = pci_alloc_consistent(pdev,
2725                                                 sizeof(u32) * SHADOW_REG_NR,
2726                                                 &(jme->shadow_dma));
2727         if (!(jme->shadow_regs)) {
2728                 jeprintk(pdev, "Allocating shadow register mapping error.\n");
2729                 rc = -ENOMEM;
2730                 goto err_out_unmap;
2731         }
2732
2733         if (no_pseudohp) {
2734                 apmc = jread32(jme, JME_APMC) & ~JME_APMC_PSEUDO_HP_EN;
2735                 jwrite32(jme, JME_APMC, apmc);
2736         } else if (force_pseudohp) {
2737                 apmc = jread32(jme, JME_APMC) | JME_APMC_PSEUDO_HP_EN;
2738                 jwrite32(jme, JME_APMC, apmc);
2739         }
2740
2741         NETIF_NAPI_SET(netdev, &jme->napi, jme_poll, jme->rx_ring_size >> 2)
2742
2743         spin_lock_init(&jme->phy_lock);
2744         spin_lock_init(&jme->macaddr_lock);
2745         spin_lock_init(&jme->rxmcs_lock);
2746
2747         atomic_set(&jme->link_changing, 1);
2748         atomic_set(&jme->rx_cleaning, 1);
2749         atomic_set(&jme->tx_cleaning, 1);
2750         atomic_set(&jme->rx_empty, 1);
2751
2752         tasklet_init(&jme->pcc_task,
2753                      &jme_pcc_tasklet,
2754                      (unsigned long) jme);
2755         tasklet_init(&jme->linkch_task,
2756                      &jme_link_change_tasklet,
2757                      (unsigned long) jme);
2758         tasklet_init(&jme->txclean_task,
2759                      &jme_tx_clean_tasklet,
2760                      (unsigned long) jme);
2761         tasklet_init(&jme->rxclean_task,
2762                      &jme_rx_clean_tasklet,
2763                      (unsigned long) jme);
2764         tasklet_init(&jme->rxempty_task,
2765                      &jme_rx_empty_tasklet,
2766                      (unsigned long) jme);
2767         tasklet_disable_nosync(&jme->txclean_task);
2768         tasklet_disable_nosync(&jme->rxclean_task);
2769         tasklet_disable_nosync(&jme->rxempty_task);
2770         jme->dpi.cur = PCC_P1;
2771
2772         jme->reg_ghc = 0;
2773         jme->reg_rxcs = RXCS_DEFAULT;
2774         jme->reg_rxmcs = RXMCS_DEFAULT;
2775         jme->reg_txpfc = 0;
2776         jme->reg_pmcs = PMCS_MFEN;
2777         set_bit(JME_FLAG_TXCSUM, &jme->flags);
2778         set_bit(JME_FLAG_TSO, &jme->flags);
2779
2780         /*
2781          * Get Max Read Req Size from PCI Config Space
2782          */
2783         pci_read_config_byte(pdev, PCI_DCSR_MRRS, &jme->mrrs);
2784         jme->mrrs &= PCI_DCSR_MRRS_MASK;
2785         switch (jme->mrrs) {
2786         case MRRS_128B:
2787                 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_128B;
2788                 break;
2789         case MRRS_256B:
2790                 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_256B;
2791                 break;
2792         default:
2793                 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_512B;
2794                 break;
2795         };
2796
2797         /*
2798          * Must check before reset_mac_processor
2799          */
2800         jme_check_hw_ver(jme);
2801         jme->mii_if.dev = netdev;
2802         if (jme->fpgaver) {
2803                 jme->mii_if.phy_id = 0;
2804                 for (i = 1 ; i < 32 ; ++i) {
2805                         bmcr = jme_mdio_read(netdev, i, MII_BMCR);
2806                         bmsr = jme_mdio_read(netdev, i, MII_BMSR);
2807                         if (bmcr != 0xFFFFU && (bmcr != 0 || bmsr != 0)) {
2808                                 jme->mii_if.phy_id = i;
2809                                 break;
2810                         }
2811                 }
2812
2813                 if (!jme->mii_if.phy_id) {
2814                         rc = -EIO;
2815                         jeprintk(pdev, "Can not find phy_id.\n");
2816                          goto err_out_free_shadow;
2817                 }
2818
2819                 jme->reg_ghc |= GHC_LINK_POLL;
2820         } else {
2821                 jme->mii_if.phy_id = 1;
2822         }
2823         if (pdev->device == PCI_DEVICE_ID_JMICRON_JMC250)
2824                 jme->mii_if.supports_gmii = true;
2825         else
2826                 jme->mii_if.supports_gmii = false;
2827         jme->mii_if.mdio_read = jme_mdio_read;
2828         jme->mii_if.mdio_write = jme_mdio_write;
2829
2830         jme_clear_pm(jme);
2831         jme_set_phyfifoa(jme);
2832         pci_read_config_byte(pdev, PCI_REVISION_ID, &jme->rev);
2833         if (!jme->fpgaver)
2834                 jme_phy_init(jme);
2835         jme_phy_off(jme);
2836
2837         /*
2838          * Reset MAC processor and reload EEPROM for MAC Address
2839          */
2840         jme_reset_mac_processor(jme);
2841         rc = jme_reload_eeprom(jme);
2842         if (rc) {
2843                 jeprintk(pdev,
2844                         "Reload eeprom for reading MAC Address error.\n");
2845                 goto err_out_free_shadow;
2846         }
2847         jme_load_macaddr(netdev);
2848
2849         /*
2850          * Tell stack that we are not ready to work until open()
2851          */
2852         netif_carrier_off(netdev);
2853         netif_stop_queue(netdev);
2854
2855         /*
2856          * Register netdev
2857          */
2858         rc = register_netdev(netdev);
2859         if (rc) {
2860                 jeprintk(pdev, "Cannot register net device.\n");
2861                 goto err_out_free_shadow;
2862         }
2863
2864         msg_probe(jme,
2865                 "JMC250 gigabit%s ver:%x rev:%x "
2866                 "macaddr:%02x:%02x:%02x:%02x:%02x:%02x\n",
2867                 (jme->fpgaver != 0) ? " (FPGA)" : "",
2868                 (jme->fpgaver != 0) ? jme->fpgaver : jme->chiprev,
2869                 jme->rev,
2870                 netdev->dev_addr[0],
2871                 netdev->dev_addr[1],
2872                 netdev->dev_addr[2],
2873                 netdev->dev_addr[3],
2874                 netdev->dev_addr[4],
2875                 netdev->dev_addr[5]);
2876
2877         return 0;
2878
2879 err_out_free_shadow:
2880         pci_free_consistent(pdev,
2881                             sizeof(u32) * SHADOW_REG_NR,
2882                             jme->shadow_regs,
2883                             jme->shadow_dma);
2884 err_out_unmap:
2885         iounmap(jme->regs);
2886 err_out_free_netdev:
2887         pci_set_drvdata(pdev, NULL);
2888         free_netdev(netdev);
2889 err_out_release_regions:
2890         pci_release_regions(pdev);
2891 err_out_disable_pdev:
2892         pci_disable_device(pdev);
2893 err_out:
2894         return rc;
2895 }
2896
2897 static void __devexit
2898 jme_remove_one(struct pci_dev *pdev)
2899 {
2900         struct net_device *netdev = pci_get_drvdata(pdev);
2901         struct jme_adapter *jme = netdev_priv(netdev);
2902
2903         unregister_netdev(netdev);
2904         pci_free_consistent(pdev,
2905                             sizeof(u32) * SHADOW_REG_NR,
2906                             jme->shadow_regs,
2907                             jme->shadow_dma);
2908         iounmap(jme->regs);
2909         pci_set_drvdata(pdev, NULL);
2910         free_netdev(netdev);
2911         pci_release_regions(pdev);
2912         pci_disable_device(pdev);
2913
2914 }
2915
2916 #ifdef CONFIG_PM
2917 static int
2918 jme_suspend(struct pci_dev *pdev, pm_message_t state)
2919 {
2920         struct net_device *netdev = pci_get_drvdata(pdev);
2921         struct jme_adapter *jme = netdev_priv(netdev);
2922
2923         atomic_dec(&jme->link_changing);
2924
2925         netif_device_detach(netdev);
2926         netif_stop_queue(netdev);
2927         jme_stop_irq(jme);
2928
2929         tasklet_disable(&jme->txclean_task);
2930         tasklet_disable(&jme->rxclean_task);
2931         tasklet_disable(&jme->rxempty_task);
2932
2933         jme_disable_shadow(jme);
2934
2935         if (netif_carrier_ok(netdev)) {
2936                 if (test_bit(JME_FLAG_POLL, &jme->flags))
2937                         jme_polling_mode(jme);
2938
2939                 jme_stop_pcc_timer(jme);
2940                 jme_reset_ghc_speed(jme);
2941                 jme_disable_rx_engine(jme);
2942                 jme_disable_tx_engine(jme);
2943                 jme_reset_mac_processor(jme);
2944                 jme_free_rx_resources(jme);
2945                 jme_free_tx_resources(jme);
2946                 netif_carrier_off(netdev);
2947                 jme->phylink = 0;
2948         }
2949
2950         tasklet_enable(&jme->txclean_task);
2951         tasklet_hi_enable(&jme->rxclean_task);
2952         tasklet_hi_enable(&jme->rxempty_task);
2953
2954         pci_save_state(pdev);
2955         if (jme->reg_pmcs) {
2956                 jme_set_100m_half(jme);
2957
2958                 if (jme->reg_pmcs & (PMCS_LFEN | PMCS_LREN))
2959                         jme_wait_link(jme);
2960
2961                 jwrite32(jme, JME_PMCS, jme->reg_pmcs);
2962
2963                 pci_enable_wake(pdev, PCI_D3cold, true);
2964         } else {
2965                 jme_phy_off(jme);
2966         }
2967         pci_set_power_state(pdev, PCI_D3cold);
2968
2969         return 0;
2970 }
2971
2972 static int
2973 jme_resume(struct pci_dev *pdev)
2974 {
2975         struct net_device *netdev = pci_get_drvdata(pdev);
2976         struct jme_adapter *jme = netdev_priv(netdev);
2977
2978         jme_clear_pm(jme);
2979         pci_restore_state(pdev);
2980
2981         if (test_bit(JME_FLAG_SSET, &jme->flags))
2982                 jme_set_settings(netdev, &jme->old_ecmd);
2983         else
2984                 jme_reset_phy_processor(jme);
2985
2986         jme_enable_shadow(jme);
2987         jme_start_irq(jme);
2988         netif_device_attach(netdev);
2989
2990         atomic_inc(&jme->link_changing);
2991
2992         jme_reset_link(jme);
2993
2994         return 0;
2995 }
2996 #endif
2997
2998 static struct pci_device_id jme_pci_tbl[] = {
2999         { PCI_VDEVICE(JMICRON, PCI_DEVICE_ID_JMICRON_JMC250) },
3000         { PCI_VDEVICE(JMICRON, PCI_DEVICE_ID_JMICRON_JMC260) },
3001         { }
3002 };
3003
3004 static struct pci_driver jme_driver = {
3005         .name           = DRV_NAME,
3006         .id_table       = jme_pci_tbl,
3007         .probe          = jme_init_one,
3008         .remove         = __devexit_p(jme_remove_one),
3009 #ifdef CONFIG_PM
3010         .suspend        = jme_suspend,
3011         .resume         = jme_resume,
3012 #endif /* CONFIG_PM */
3013 };
3014
3015 static int __init
3016 jme_init_module(void)
3017 {
3018         printk(KERN_INFO PFX "JMicron JMC250 gigabit ethernet "
3019                "driver version %s\n", DRV_VERSION);
3020         return pci_register_driver(&jme_driver);
3021 }
3022
3023 static void __exit
3024 jme_cleanup_module(void)
3025 {
3026         pci_unregister_driver(&jme_driver);
3027 }
3028
3029 module_init(jme_init_module);
3030 module_exit(jme_cleanup_module);
3031
3032 MODULE_AUTHOR("Guo-Fu Tseng <cooldavid@cooldavid.org>");
3033 MODULE_DESCRIPTION("JMicron JMC2x0 PCI Express Ethernet driver");
3034 MODULE_LICENSE("GPL");
3035 MODULE_VERSION(DRV_VERSION);
3036 MODULE_DEVICE_TABLE(pci, jme_pci_tbl);
3037